參數(shù)資料
型號(hào)： 82C862
廠商： Electronic Theatre Controls, Inc.
英文描述： FireLink USB Dual Controller Quad Port USB
中文描述： FireLink雙控制器的USB四口USB
文件頁數(shù)： 29/51頁
文件大?。?/td> 321K
代理商： 82C862
FireLink USB
82C862
912-2000-030
Revision 1.0
Page 25
7
6
5
4
3
2
1
0
PCICFG 07h
Status Register - Byte 1
Default = 02h
Detected
parity error:
This bit is set to
1 whenever the
USB core
detects a parity
error, even if
PCICFG 04h[6]
is disabled.
Write 1 to clear.
SERR#
status:
This bit is set to
1 whenever the
USB core
detects a PCI
address parity
error.
Write 1 to clear.
Received
master abort
status:
Set to 1 when
the USB core,
acting as a PCI
master, aborts
a PCI bus
memory cycle.
Write 1 to clear.
Received
target abort
status:
This bit is set to
1 when a USB
core generated
PCI cycle (USB
core is the PCI
master) is
aborted by a
PCI target.
Write 1 to clear.
Signaled target
abort status:
This bit is set to
1 when the
USB core
signals target
abort.
Write 1 to clear.
DEVSEL timing (RO):
Indicates DEVSEL# timing when
performing a positive decode.
Since DEVSEL# is asserted to
meet the medium timing, these
bits are encoded as 01.
Data parity
reported:
Set to 1 if
PCICFG 04h[6]
is set and the
USB core
detects PERR#
asserted while
acting as PCI
master
(whether
PERR# was
driven by USB
core or not.)
PCICFG 08h
Revision Identification Register (RO)
Default = 20h
PCICFG 09h
PCICFG 0Ah
PCICFG 0Bh
Class Code Register (RO)
Default = 10h
Default = 03h
Default = 0Ch
PCICFG 0Ch
Cache Line Size Register
Default = 00h
PCICFG 0Dh
Master Latency Timer Register
Default = 00h
PCICFG 0Eh
Header Type Register (RO)
Default = 00h
PCICFG 0Fh
Reserved
Default = 00h
PCICFG 10h-13h
Base Address Register 0
Default = 00h
This register identifies the base address of a contiguous memory space in main memory. POST will write all 1s to this register, then
read back the value to determine how big of a memory space is requested. After allocating the requested memory, POST will write the
upper bytes with the base address.
Bits [31:0] correspond to: 10h = [7:0], 11h = [15:8], 12h = [23:16], 13h = [31:24].
- Bit [0] - Indicates that the operational registers are mapped into memory space. Always = 0.
- Bits [2:1] - Indicates that the base register is 32 bits wide and can be placed anywhere in 32-bit memory space. Always = 0.
- Bit [3] - Indicates no support for prefetchable memory. Always = 0.
- Bits [11:4] - Indicates a 4K byte address range is requested, Always = 0.
- Bits [31:12] - Base Address: Post writes the value of the memory base address to this register.
PCICFG 14h-2Bh
Reserved
Default = 00h
PCICFG 2Ch
Subsystem Vendor ID Register (RO) - Byte 0
Default = 45h
The Subsystem Vendor ID register is read-only but its value can be changed through PCICFG 7Dh:7Ch.
PCICFG 2Dh
Subsystem Vendor ID Register (RO) - Byte 1
Default = 10h
PCICFG 2Eh
Subsystem ID Register (RO) Byte 0
Default = 61h
The Subsystem ID register is read-only but its value can be changed through PCICFG 7Fh:7Eh.
PCICFG 2Fh
Subsystem ID Register (RO) Byte 1
Default = C8h
PCICFG 30h-33h
Reserved
Default = 00h
相關(guān)PDF資料
PDF描述
82C931 Plug and Play Integrated Audio Controller
82S09 576-BIT BIPOLAR RAM (64 X 9)
82S19 576-BIT BIPOLAR RAM (64 X 9)
82S101BYA 2.6GHz Relay, 1 Form C, 0.5A 30VDC Relay, 50ohms, SMD
82S100BXA 1 MSPS, 12-Bit A/D Converter in MSOP-8 or SOIC-8; Package: MSOP; No of Pins: 8; Temperature Range: Industrial
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
82C86H 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Bus Transceiver
82C86H_04 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Bus Transceiver
82C87 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Inverting Bus Transceiver
82C871(100LQFP) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BUS CONTROLLER
82C871(100QFP) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BUS CONTROLLER
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*