- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376472 > 82C836A-16 (Electronic Theatre Controls, Inc.) Single-Chip 386sx AT PDF資料下載
參數(shù)資料
| 型號： | 82C836A-16 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Single-Chip 386sx AT |
| 中文描述： | 單芯片386sx在 |
| 文件頁數(shù)： | 93/205頁 |
| 文件大小： | 3878K |
| 代理商： | 82C836A-16 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁當(dāng)前第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁
DMA Operations
During normal operation of the 82C836, the DMA subsystem is in either an Idle
condition, a Program condition, or an Active condition. In Idle condition, the DMA
controller executes cycles consisting of only one state. The idle state, SI, is the default
condition, and the DMA remains in this condition unless the device has been initialized
and one of the DMA requests is active, or the CPU attempts to access one of the internal
registers.
When a DMA request becomes active, the device enters the Active condition and issues
a hold request to the system. Once in the Active condition, the 82C836 generates the
necessary memory addresses and command signals to accomplish a memory-to-I/O or
I/O-to-memory transfer. Timing for memory-to-memory transfer can also be generated
(but without access to the data holding register). Memory-to-I/O and I/O-to-memory
transfers take place in one bus cycle, while memory-to-memory transfer timing requires
two bus cycles. During transfers between memory and I/O, data is presented on the
system bus by either memory or the requesting device, and the transfer is completed in
one bus cycle. Memory-to-memory transfers, however, require that the DMA store data
from the read operation in an internal register, which is not accessible in AT-compatible
architectures.
During transfers between memory and I/O, two commands are activated during the same
bus cycle. In the case of a memory-to-I/O transfer, the 82C836 asserts both -XMEMR
and -IOW, allowing data to be transferred directly to the requesting device from memory.
Note, the 82C836 neither latches data from, or drives data out on this type of cycle.
The number of clock cycles required to transfer a word of data may be varied by
programming the DMA, or may be optionally extended by the peripheral device. During
an active cycle, the DMA goes through a series of states. Each state is one DMA clock
cycle in length, and the number of states in a cycle varies depending on how the device is
programmed and the type of cycle being performed. The states are labeled S0-S4.
Idle Condition
When no device is requesting service, the DMA is in an Idle condition keeping the state
machine in the SI state. During this time, the 82C836 samples the DREQ input pins
every clock cycle. The internal select from the top level decoder and HLDA are also
sampled at the same time to determine if the CPU is attempting to access the internal
registers. When either of these situations occurs, the DMA exits the idle condition.
Note, the Program condition has priority over the Active condition since a CPU cycle
has already started.
DMA Controller
DMA Operations
I
Chips and Technologies, Inc.
P R E L I M I N A R Y
Revision 3.0
8-3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82C836A-20 | Single-Chip 386sx AT |
| 82C836B | Single-Chip 386sx AT |
| 82C862 | FireLink USB Dual Controller Quad Port USB |
| 82C931 | Plug and Play Integrated Audio Controller |
| 82S09 | 576-BIT BIPOLAR RAM (64 X 9) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82C836A-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip 386sx AT |
| 82C836B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip 386sx AT |
| 82C83H | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Latching Inverting Bus Driver |
| 82C84 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。