- 您現在的位置：買賣IC網 > PDF目錄376472 > 82C836A-16 (Electronic Theatre Controls, Inc.) Single-Chip 386sx AT PDF資料下載
參數資料
| 型號： | 82C836A-16 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Single-Chip 386sx AT |
| 中文描述： | 單芯片386sx在 |
| 文件頁數： | 38/205頁 |
| 文件大小： | 3878K |
| 代理商： | 82C836A-16 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁
After PWRGOOD goes high, indicating that all voltages are within specification, the
82C836 generates reset pulses on XRST and CPURST to reset the system and CPU.
While XRST is active, the DACK lines are sampled and latched for the strap options.
The 82C836 also samples and latches -NPERR from the coprocessor to determine
whether or not a coprocessor is present.
The timing of the falling edges of XRST and CPURST is critical for proper clock
synchronization. System timing generated by the CPU consists of T-states, each of
which consists of two cycles of PROCCLK. The 80386sx and 80387sx contain internal
‘‘phase’’ clocks that track the first and second PROCCLK cycle of each T-state. For
proper system operation, it is essential to synchronize both of these phase clocks and a
similar phase clock inside the 82C836. An external cache controller, if implemented,
also needs a phase clock if it relies on -ADS and -READY for cycle tracking.
The master phase clock for the entire system is the 82C836 phase clock, which is a free
running divide-by-two from PROCCLK. The 82C836, in turn, precisely controls the
timing of XRST and CPURST to synchronize all other phase clocks throughout the
system. There is no provision for synchronizing the 82C836 master phase clock to an
external source; rather, all external phase clocks must be synchronized to the 82C836 by
means of XRST or CPURST.
See Section 11, System Timing Relationships
for additional
timing information.
Bus Control Arbitration and Basic Timing
The 82C836 supports an IBM PC AT-compatible I/O channel, also known as the AT
bus. An internal bus controller, which is functionally similar to an 82288 bus controller,
provides command generation and timing control for the AT-compatible I/O channel.
This allows the processor to run faster than the I/O channel, DMA commands, and
timing. Accesses to the I/O channel can be programmed to run slower than the local
bus cycles.
Although the local bus is normally controlled by the CPU, the 82C836’s internal DMA
controller or refresh controller can request control by issuing a HOLD request to the
CPU. When this occurs, the 80386sx relinquishes control and issues HLDA (hold
acknowledge) to the 82C836.
The conditions capable of triggering HOLD are as follows:
System initiated refresh ----82C836 issues HOLD without any external prompting,
based on the AT-compatible refresh timer.
DMA request----82C836 issues HOLD in response to a DREQ input. Upon receiving
HLDA, the 82C836 asserts the appropriate DACK signal. Next, depending on
whether or not the DMA Channel has been programmed for ‘‘cascade’’ mode, the
82C836 generates one or more DMA cycles or waits for -MASTER to be asserted by
an add-in card bus master. (See
Section 8, DMA Controller
, subsection titled
DMA
Controller----8237 Compatible
),
Master request----82C836 follows the same DREQ/DACK protocol as for DMA, then
waits for the add-on Master to perform Master cycles as needed and eventually release
DREQ. If the Master initiates a refresh (by driving -REFRESH low), the 82C836
Clock/Bus Control
Bus Control Arbitration and Basic Timing
I
Chips and Technologies, Inc.
P R E L I M I N A R Y
Revision 3.0
4-3
相關PDF資料 |
PDF描述 |
|---|---|
| 82C836A-20 | Single-Chip 386sx AT |
| 82C836B | Single-Chip 386sx AT |
| 82C862 | FireLink USB Dual Controller Quad Port USB |
| 82C931 | Plug and Play Integrated Audio Controller |
| 82S09 | 576-BIT BIPOLAR RAM (64 X 9) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 82C836A-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip 386sx AT |
| 82C836B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip 386sx AT |
| 82C83H | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Latching Inverting Bus Driver |
| 82C84 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復。