- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376472 > 82C836A-16 (Electronic Theatre Controls, Inc.) Single-Chip 386sx AT PDF資料下載
參數(shù)資料
| 型號： | 82C836A-16 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Single-Chip 386sx AT |
| 中文描述： | 單芯片386sx在 |
| 文件頁數(shù)： | 54/205頁 |
| 文件大?。?/td> | 3878K |
| 代理商： | 82C836A-16 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁當(dāng)前第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁
A fundamental assumption of cache systems is that the read data remains the same on
successive reads until subsequently rewritten. This will always be true for memory
read operations (unless address remapping is occurring, and particular addresses don’t
necessarily remain mapped to the same physical memory locations). It is also possible to
cache I/O cycles as long as the basic ‘‘data constancy’’ assumption is satisfied. Typical
cache schemes may differ radically from each other in the exact strategy they use for
deciding when to update the cache and how to organize the stored tags.
The 82C836 provides the following features for external cache support:
Three configuration bits in ICR41H allow optional enabling of Early READY mode,
Local Bus Access (LBA) mode, and/or Force Bus Convert mode. The Early READY
mode allows an external cache to claim a nonpipelined, CPU-generated, cycle by
asserting -READY during the first T2 state. The 82C836 does not generate a cycle in
this case, and relies on the external cache to provide the read data or accept the write
data. The result is a two T-state cycle (T1-T2).
LBA mode is essentially the same as Early READY, except the -0WS input is used
instead of -READY as the cache hit signal, and -READY generation is left entirely
to the external cache controller or other external source. This allows cache
implementations in which -READY needs to be delayed. With an external gate or
multiplexer, the -0WS signal can still be used as a normal AT bus -0WS input even
when LBA mode is enabled. The -LBA and AT bus -0WS signals can simply be
ANDed together (i.e., low-true OR) to provide the -LBA/-0WS input to the 82C836.
To allow cache implementations to cache 16 bits at a time and also cache AT bus
accesses, the Force Bus Convert mode can be used to force all AT bus reads to be 16
bits, including reads from 8-bit memory or I/O resources. Reads from local DRAM
are always 16 bits automatically, regardless of Force Bus Convert mode. To avoid a
performance penalty when using 8-bit AT bus memory resources such as 8-bit video
memory, the Force Bus Convert feature does not apply to AT bus memory resources
residing in the first 1MB of address space.
External devices, such as a cache controller, may need a CPU Cycle Start signal if
they do not monitor -ADS and -READY directly. To provide such a signal, the -NA
pin function can be changed by the -DACK3 strap option to operate as a Start Cycle
(-STCYC) signal instead of a Next Address (-NA) signal. The signal can still be used
as a 74F543 address latch enable, if desired, in either case.
The following types of CPU generated cycles can be ‘‘claimed’’ by using the Early
READY or LBA mode:
Local DRAM reads, but not local DRAM writes; local DRAM writes can be claimed
also, if ICR 63H bit 0 is set. One use for this feature is directly reading and writing
cache data RAM in a diagnostic test.
AT bus memory reads or writes, I/O reads or writes, and interrupt acknowledge.
When using Early READY or LBA modes, the CPU -NA input must be tied high,
causing the CPU to operate in nonpipelined mode only. This is necessary because of
CPU address timing. The 82C836 may need to generate a local DRAM cycle if the
cycle is not claimed by an external controller, and the 82C836 requires valid CPU
address beyond the point at which it could change in a pipelined cycle.
System Interface
DRAM Interface
I
Chips and Technologies, Inc.
P R E L I M I N A R Y
Revision 3.0
5-13
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 82C836A-20 | Single-Chip 386sx AT |
| 82C836B | Single-Chip 386sx AT |
| 82C862 | FireLink USB Dual Controller Quad Port USB |
| 82C931 | Plug and Play Integrated Audio Controller |
| 82S09 | 576-BIT BIPOLAR RAM (64 X 9) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 82C836A-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip 386sx AT |
| 82C836B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Chip 386sx AT |
| 82C83H | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Octal Latching Inverting Bus Driver |
| 82C84 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
| 82C84A | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Clock Generator Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。