viii
82801BA ICH2
Datasheet
5.7
8259 Interrupt Controllers (PIC) (D31:F0) ..................................................5-40
5.7.1
Interrupt Handling ..........................................................................5-41
5.7.1.1
Generating Interrupts .....................................................5-41
5.7.1.2
Acknowledging Interrupts...............................................5-41
5.7.1.3
Hardware/Software Interrupt Sequence.........................5-42
5.7.2
Initialization Command Words (ICWx)...........................................5-42
5.7.3
Operation Command Words (OCW)..............................................5-43
5.7.4
Modes of Operation .......................................................................5-44
5.7.5
Masking Interrupts .........................................................................5-46
5.7.6
Steering PCI Interrupts ..................................................................5-46
Advanced Interrupt Controller (APIC) (D31:F0)..........................................5-47
5.8.1
Interrupt Handling ..........................................................................5-47
5.8.2
Interrupt Mapping...........................................................................5-48
5.8.3
APIC Bus Functional Description...................................................5-49
5.8.3.1
Physical Characteristics of APIC....................................5-49
5.8.3.2
APIC Bus Arbitration ......................................................5-49
5.8.3.3
Bus Message Formats ...................................................5-50
5.8.4
PCI Message-Based Interrupts......................................................5-55
5.8.4.1
Theory of Operation .......................................................5-55
5.8.4.2
Registers and Bits Associated with PCI
Interrupt Delivery............................................................5-55
5.8.5
Front-Side Interrupt Delivery..........................................................5-56
5.8.5.1
Theory of Operation .......................................................5-56
5.8.5.2
Edge-Triggered Operation..............................................5-56
5.8.5.3
Level-Triggered Operation .............................................5-56
5.8.5.4
Registers Associated with Front-Side Bus
Interrupt Delivery............................................................5-56
5.8.5.5
Interrupt Message Format..............................................5-57
Serial Interrupt (D31:F0).............................................................................5-58
5.9.1
Start Frame....................................................................................5-58
5.9.2
Data Frames..................................................................................5-58
5.9.3
Stop Frame....................................................................................5-59
5.9.4
Specific Interrupts not Supported via SERIRQ..............................5-59
5.9.5
Data Frame Format .......................................................................5-60
Real Time Clock (D31:F0) ..........................................................................5-61
5.10.1 Update Cycles ...............................................................................5-61
5.10.2 Interrupts........................................................................................5-62
5.10.3 Lockable RAM Ranges..................................................................5-62
5.10.4 Century Rollover............................................................................5-62
5.10.5 Clearing Battery-Backed RTC RAM...............................................5-63
Processor Interface (D31:F0) .....................................................................5-64
5.11.1 Processor Interface Signals...........................................................5-64
5.11.1.1 A20M#............................................................................5-64
5.11.1.2 INIT#...............................................................................5-64
5.11.1.3 FERR#/IGNNE# (Coprocessor Error) ............................5-65
5.11.1.4 NMI.................................................................................5-65
5.11.1.5 STPCLK# and CPUSLP# Signals..................................5-66
5.11.1.6 CPUPWRGOOD Signal .................................................5-66
5.11.2 Dual Processor Issues...................................................................5-66
5.11.2.1 Signal Differences..........................................................5-66
5.11.2.2 Power Management .......................................................5-66
5.11.3 Speed Strapping for Processor......................................................5-67
Power Management (D31:F0) ....................................................................5-68
5.8
5.9
5.10
5.11
5.12
Powered by ICminer.com Electronic-Library Service CopyRight 2003