
80960JA/JF/JD/JS/JC/JT 3.3 V Microprocessor
42
Datasheet
4.3
Connection Recommendations
For clean on-chip power distribution, V
CC
and V
SS
pins separately feed the device
’
s functional units.
Power and ground connections must be made to all 80960Jx power and ground pins. On the circuit board,
every V
CC
pin should connect to a power plane and every V
SS
pin should connect to a ground plane. Place
liberal decoupling capacitance near the 80960Jx, since the processor can cause transient power surges.
The 80960JS/JC/JT processors are produced on Intel
’
s advanced CMOS process. Proper bulk decoupling
must be used to prevent device damage during initial power up and during transitions from low power
mode to normal processor operation. Power supply behavior during these transitions can cause the power
supply to exceed the maximum V
CC
specification and may cause device damage.
Pay special attention to the Test Reset (TRST#) pin. It is essential that the JTAG Boundary Scan Test
Access Port (TAP) controller initializes to a known state whether it will be used or not. If the JTAG
Boundary Scan function will be used, connect a pulldown resistor between the TRST# pin and V
SS
. If the
JTAG Boundary Scan function will not be used (even for board-level testing), connect the TRST# pin to
V
SS
.
Do not connect the TDI, TDO, and TCK pins if the TAP Controller will not be used.
Note:
Pins identified as NC must not be connected in the system.
4.4
VCC5 Pin Requirements (VDIFF)
In 3.3 V only systems where the 80960Jx input pins are driven from 3.3 V logic, connect the VCC5
pin directly to the 3.3 V V
CC
plane.
In mixed voltage systems where the processor is powered by 3.3 V and interfaces with 5 V
components, VCC5 must be connected to 5 V. This allows proper 5 V tolerant buffer operation,
and prevents damage to the input pins. The voltage differential between the 80960Jx VCC5 pin and
its 3.3 V V
CC
pins must not exceed 2.25 V. If this requirement is not met, current flow through the
pin may exceed the value at which the processor is damaged. Instances when the voltage can
exceed 2.25 V is during power up or power down, where one source reaches its level faster than the
other, briefly causing an excess voltage differential. Another instance is during steady-state
operation, where the differential voltage of the regulator (provided a regulator is used) cannot be
maintained within 2.25 V. Two methods are possible to prevent this from happening:
Use a regulator that is designed to prevent the voltage differential from exceeding 2.25 V.
or:
As shown in Figure 8, place a 100
resistor in series with the VCC5 pin to limit the current
through VCC5.
Figure 8. VCC5 Current-Limiting Resistor
+5 V (±0.25 V)
VCC5 Pin
100
(±5%, 0.5 W)