
80960RM I/O Processor
I
Complies with PCI Local Bus Specification, Revision 2.2
I
Universal (5 V and 3.3 V) PCI Signalling Environment (C-stepping only)
Data Sheet
Advance Information
Product Features
I
High Performance 80960JT Core
—Sustained One Instruction/Clock Execution
—16 Kbyte, Two-Way Set-Associative
Instruction Cache
—4 Kbyte, Direct-Mapped Data Cache
—Sixteen 32-Bit Global Registers
—Sixteen 32-Bit Local Registers
—1 Kbyte, Internal Data RAM
—Local Register Cache
(Eight Available Stack Frames)
—Two 32-Bit On-Chip Timer Units
I
PCI-to-PCI Bridge Unit
—8 Delayed Read/Write Buffers Holding up
to 8 Transactions
—Primary and Secondary 32-bit PCI
Interfaces
—Two Posting Buffers Holding up to 12
Transactions
—Delayed and Posted Transaction Support
—Forwards Memory, I/O, Configuration
Commands from PCI Bus to PCI Bus
I
I
2
O Messaging Unit
—Four Message Registers
—Two Doorbell Registers
—Four Circular Queues
—1004 Index Registers
I
Memory Controller
—128 Mbytes of 64-Bit SDRAM or
64 Mbytes of 32-Bit SDRAM
—ECC Single-Bit error correction,
Double-Bit error detection
—Two Independent Banks for SRAM /
ROM / Flash (8 Mbytes/Bank; 8-Bit)
I
Two Address Translation Units
—Connects Internal Bus to 32-bit PCI Buses
—Inbound/Outbound Address Translation
Support
—Direct Outbound Addressing Support
I
DMA Controller
—Three Independent Channels
—PCI Memory Controller Interface
—64-Bit Internal + PCI Bus Addressing
—Independent Interface to 32-bit Primary
and Secondary PCI Buses
—132 Mbyte/sec Burst Transfers to PCI and
Local Buses
—Direct Addressing to/from PCI Buses
—Unaligned Transfers Supported in
Hardware
—Two Channels Dedicated to Primary PCI Bus
—One Channel Dedicated to Secondary PCI Bus
I
I
2
C Bus Interface Unit
—Serial Bus
—Master/Slave Capabilities
—System Management Functions
I
Secondary PCI Arbitration Unit
—Supports Six Secondary PCI Devices
—Multi-priority Arbitration Algorithm
I
Private PCI Device Support
I
Perimeter Land Grid Array Package
—540-pin
I
Application Accelerator
—Built-in hardware XOR engine
I
Performance Monitoring
—98 events monitored on-chip
Order Number: 273156-004
January, 2000
Notice:
This document contains information on products in the sampling and initial production
phases of development. The specifications are subject to change without notice. Verify with your
local Intel sales office that you have the latest datasheet before finalizing a design.