- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360515 > 7513 7513 Group Datasheet Datasheet 1067K/FEB.06.01 PDF資料下載
參數(shù)資料
| 型號： | 7513 |
| 英文描述： | 7513 Group Datasheet Datasheet 1067K/FEB.06.01 |
| 中文描述： | 7513組數(shù)據(jù)表數(shù)據(jù)表1067K/FEB.06.01 |
| 文件頁數(shù)： | 37/66頁 |
| 文件大小： | 1067K |
| 代理商： | 7513 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
36
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
7513 Group
A-D CONVERTER
[A-D Conversion Registers (ADL, ADH)]
0032
16
, 0033
16
The A-D conversion registers are read-only registers that contain
the result of an A-D conversion. During A-D conversion, do not
read these registers.
[A-D Control Register (ADCON)] 0031
16
The A-D control register controls the A-D conversion process. Bits
0 to 2 are analog input pin selection bits. Bit 3 is an A-D conver-
sion completion bit and
“
0
”
during A-D conversion, then changes
to
“
1
”
when the A-D conversion is completed. Writing
“
0
”
to this bit
starts the A-D conversion. Bit 4 controls the transistor which
breaks the through current of the resistor ladder. When bit 5,
which is the AD external trigger valid bit, is set to
“
1
”
, A-D conver-
sion is started even by a rising edge or falling edge of an ADT
input. Set ports which share with ADT pin to input when using an
A-D external trigger.
[Comparison Voltage Generator]
The comparison voltage generator divides the voltage between
AV
SS
and V
REF
, and outputs the divided voltages.
[Channel Selector]
The channel selector selects one of the input ports P6
7
/AN
7
–
P6
0
/
AN
0,
and inputs it to the comparator.
[Comparator and Control Circuit]
The comparator and control circuit compares an analog input volt-
age with the comparison voltage and stores the result in the A-D
conversion register. When an A-D conversion is completed, the
control circuit sets the AD conversion completion bit and the AD
interrupt request bit to
“
1
”
.
Note that the comparator is constructed linked to a capacitor, so
set f(X
IN
) to at least 500 kHz during A-D conversion.
Use a clock divided the main clock X
IN
as the internal clock
φ
.
Fig. 36 A-D converter block diagram
Fig. 35 Structure of A-D control register
Data bus
A-D control register
A-D conversion register
Resistor ladder
AV
SS
Comparater
ADT/A-D interrupt request
b7
b0
A-D control register
3
P6
0
/S
IN2
/AN
0
P6
1
/S
OUT2
/AN
1
P6
2
/S
CLK21
/AN
2
P6
3
/S
CLK22
/AN
3
P6
4
/AN
4
P6
5
/AN
5
P6
6
/AN
6
P6
7
/AN
7
10
P4
0
/ADT
V
REF
A-D conversion register
(H)
(L)
P5
6
/DA
1
C
A
(
A
-
D
D
C
A
A
V
R
A
I
n
R
c
o
O
n
N
a
0
0
0
1
1
1
1
D
t
r
l
c
:
:
F
:
:
e
0
1
e
r
0
1
e
f
0
1
o
:
o
o
i
x
:
:
r
u
:
:
e
r
:
:
l
a
g
0
1
0
1
0
1
0
1
n
C
C
n
O
O
t
A
A
p
I
n
c
I
n
i
n
e
V
R
P
r
d
i
:
:
:
:
:
:
:
:
v
o
o
p
F
N
e
-
D
-
D
t
t
e
o
n
t
e
p
n
c
e
g
r
p
P
P
P
P
P
P
P
P
e
n
n
u
F
i
e
u
6
0
/
6
1
/
6
2
/
6
3
/
6
4
/
6
5
/
6
6
/
6
7
/
r
s
v
e
v
e
t
s
s
t
e
s
p
S
I
S
O
S
C
S
C
A
A
A
A
o
n
r
s
r
s
w
i
r
i
d
n
s
t
0
n
N
0
2
/
U
L
K
L
K
3
s
1
1
e
l
A
N
0
T
2
2
6
)
c
n
0
e
t
i
o
n
b
i
t
s
0
0
1
1
0
0
1
1
2
/
1
/
2
/
A
A
A
N
1
N
2
N
3
N
4
N
5
N
6
N
7
c
o
n
o
n
t
c
i
o
m
i
n
c
h
p
p
o
b
i
t
l
e
r
p
t
i
g
l
e
o
n
r
e
t
e
b
s
d
i
t
0
1
E
0
1
i
i
o
s
m
D
t
r
n
a
e
e
s
o
r
r
v
r
r
u
t
e
E
F
5
6
/
l
x
x
u
u
e
u
r
v
t
t
t
r
p
r
s
p
i
s
o
r
e
e
c
t
i
t
i
l
i
g
r
r
e
r
o
r
n
t
a
g
n
n
e
n
e
g
g
e
a
a
s
q
c
q
o
e
r
t
t
l
v
r
r
e
e
m
e
r
f
i
n
a
i
g
i
g
c
s
l
g
g
t
i
t
p
t
l
l
p
u
i
d
e
e
o
a
l
e
a
i
n
t
b
r
r
n
t
t
t
g
s
i
i
v
b
A
e
A
t
n
l
l
e
u
o
u
v
a
l
i
t
D
l
i
d
a
i
-
d
D
d
s
a
T
e
l
e
c
t
i
o
n
b
i
t
D
A
1
b
7
b
0
b
7
b9 b8 b7 b6 b5 b4 b3 b2
b9 b8
b7 b6 b5 b4 b3 b2
8
-
b
i
t
r
e
a
d
(
R
e
a
d
o
n
l
y
a
d
d
r
e
s
s
0
0
3
2
1
6
.
)
A-D conversion register (low-order)
(ADL: Address 0032
16
)
1
0
-
b
i
t
r
e
a
d
(
R
e
a
d
a
d
d
r
e
s
s
b7
0
0
3
3
1
6
f
i
r
s
t
.
)
Note:
High-order 6 bits of address 0033
16
becomes
“
0
”
at reading.
b1 b0
b0
A-D conversion register (low-order)
(ADL: Address 0032
16
)
A-D conversion register (high-order)
(ADH: Address 0033
16
)
b
0
b7
b0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 75160-101-36 | STIFTLEISTE ABTRENNBAR 1REIHIG 36POL |
| 75160-102-36 | STIFTLEISTE ABTRENNBAR 1REIHIG 36POL |
| 75160-105-36 | STIFTLEISTE ABTRENNBAR 1REIHIG 36POL |
| 75160-301-36 | STIFTLEISTE ABTRENNBAR 1REIHIG 36POL |
| 75160-302-36 | STIFTLEISTE ABTRENNBAR 1REIHIG 36POL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 75-130 | 制造商:Zierick Manufacturing Corporation 功能描述: |
| 75130-1213 | 制造商:MOLEX 功能描述: |
| 75-130477-52S | 功能描述:Circular Connector 制造商:amphenol industrial operations 系列:- 包裝:- 零件狀態(tài):有效 連接器類型:- 針腳數(shù):- 外殼尺寸 - 插件:- 外殼尺寸，MIL:- 安裝類型:- 端接:- 緊固類型:- 朝向:- 侵入防護(hù):- 外殼材料，鍍層:- 觸頭鍍層:- 特性:- 觸頭鍍層厚度:- 額定電流:- 電壓 - 額定:- 工作溫度:- 標(biāo)準(zhǔn)包裝:1 |
| 75-131018-1G | 制造商:Amphenol Corporation 功能描述:75-131018-01G - Bulk |
| 75-131018-1I | 制造商:Amphenol Corporation 功能描述:75-131018-01I - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。