![](http://datasheet.mmic.net.cn/230000/7513_datasheet_15567388/7513_30.png)
29
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
7513 Group
f(X
IN
)
1
/
4
O
r
t
s
E
l
PE FE
1/16
1/16
Data bus
R
e
c
e
i
v
e
b
u
f
f
e
r
r
e
g
i
s
t
e
r
A
d
d
r
e
s
s
0
0
1
8
1
6
Receive shift register
Receive buffer full flag (RBF)
Receive interrupt request (RI)
B
a
u
d
A
r
a
d
t
r
e
e
s
g
s
e
n
0
e
0
r
1
a
C
1
t
o
r
Frequency division ratio 1/(n+1)
d
6
S
T
/
S
P
/
P
A
g
e
n
e
r
a
t
o
r
Transmit buffer register
Data bus
Transmit shift register
Address 0018
16
Transmit shift register shift completion flag (TSC)
Transmit buffer empty flag (TBE)
Address 0019
16
u
s
r
e
g
i
s
t
e
r
Transmit interrupt request (TI)
S
T
d
e
t
e
c
t
o
r
S
P
d
e
t
e
c
t
o
r
UART control register
A
d
d
r
e
s
s
0
0
1
B
1
6
Character length selection bit
Address 001A
16
BRG count source selection bit
T
r
a
n
s
m
i
t
i
n
t
e
r
r
u
p
t
s
o
u
r
c
e
s
e
l
e
c
t
i
o
n
b
i
t
Serial I/O1 synchronous clock selection bit
C
l
o
c
k
c
o
n
t
r
o
l
c
i
r
c
u
i
t
C
h
a
r
a
c
t
b
e
i
e
n
g
t
h
s
e
l
e
c
t
i
o
n
b
i
t
7
8
b
i
t
s
Serial I/O1 control register
P4
6
/S
CLK
S
e
r
i
a
l
I
/
O
1
s
t
a
t
P
4
4
/
R
X
D
P4
5
/T
X
D
(f(X
CIN
) in low-speed mode)
(2) Asynchronous Serial I/O (UART) Mode
Clock asynchronous serial I/O mode (UART) can be selected by
clearing the serial I/O mode selection bit of the serial I/O1 control
register to
“
0
”
.
Eight serial data transfer formats can be selected, and the transfer
formats used by a transmitter and receiver must be identical.
The transmit and receive shift registers each have a buffer regis-
ter, but the two buffers have the same address in memory. Since
the shift register cannot be written to or read from directly, transmit
data is written to the transmit buffer, and receive data is read from
the receive buffer.
The transmit buffer can also hold the next data to be transmitted,
and the receive buffer register can hold a character while the next
character is being received.
Fig. 25 Block diagram of UART serial I/O1
Fig. 26 Operation of UART serial I/O1 function
TSC=0
TBE=1
RBF=0
TBE=0
TBE=0
RBF=1
RBF=1
ST
D
0
D
1
SP
D
0
D
1
ST
SP
TBE=1
TSC=1
ST
D
0
D
1
SP
D
0
D
1
ST
SP
Transmit buffer write signal
Generated at 2nd bit in 2-stop-bit mode
1 start bit
7 or 8 data bits
1 or 0 parity bit
1 or 2 stop bit (s)
1 :
Error flag detection occurs at the same time that the RBF flag becomes
“
1
”
(at 1st stop bit, during reception).
2 :
The transmit interrupt (TI) can be selected to occur when either the TBE or TSC flag becomes
“
1
”
by the setting of the transmit interrupt source
selection bit (TIC) of the serial I/O1 control register.
3 :
The receive interrupt (RI) is set when the RBF flag becomes
“
1
”
.
4 :
After data is written to the transmit buffer register when TSC=1, 0.5 to 1.5 cycles of the data shift cycle is necessary until changing to TSC=0.
Notes
Serial output T
X
D
Serial input R
X
D
Receive buffer read signal
Transmit or receive clock