參數(shù)資料
型號: 71V2556S100PFG8
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: SRAM
英文描述: 128K X 36 ZBT SRAM, 5 ns, PQFP100
封裝: 14 X 20 MM, GREEN, PLASTIC, TQFP-100
文件頁數(shù): 21/23頁
文件大?。?/td> 350K
代理商: 71V2556S100PFG8
6.42
IDT71V2556, 128K x 36, 3.3V Synchronous ZBT SRAMs
with 2.5V I/O, Burst Counter, and Pipelined Outputs
Commercial and Industrial Temperature Ranges
7
Synchronous Truth Table(1)
Partial Truth Table for Writes(1)
NOTES:
1. L = VIL, H = VIH, X = Don’t Care.
2. When ADV/LD signal is sampled high, the internal burst counter is incremented. The R/W signal is ignored when the counter is advanced. Therefore the nature of
the burst cycle (Read or Write) is determined by the status of the R/W signal when the first address is loaded at the beginning of the burst cycle.
3. Deselect cycle is initiated when either (CE1, or CE2 is sampled high or CE2 is sampled low) and ADV/LD is sampled low at rising edge of clock. The data bus will
tri-state two cycles after deselect is initiated.
4. When CEN is sampled high at the rising edge of clock, that clock edge is blocked from propogating through the part. The state of all the internal registers and the I/
Os remains unchanged.
5. To select the chip requires CE1 = L, CE2 = L, CE2 = H on these chip enables. Chip is deselected if any one of the chip enables is false.
6. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.
7. Q - Data read from the device, D - data written to the device.
NOTES:
1. L = VIL, H = VIH, X = Don’t Care.
2. Multiple bytes may be selected during the same cycle.
N
E
C
/
R
W
p
i
h
C
)
5
(
e
l
b
a
n
E
/
V
D
A
D
L
W
B x
S
E
R
D
A
D
E
S
U
E
L
C
Y
C
S
U
O
I
V
E
R
PE
L
C
Y
C
T
N
E
R
U
CO
/
I
)
6
(
)
r
e
t
a
l
s
e
l
c
y
c
2
(
LL
t
c
e
l
e
SL
d
il
a
Vl
a
n
r
e
t
x
EX
E
T
I
R
W
D
A
O
LD )
7
(
LH
t
c
e
l
e
SL
X
l
a
n
r
e
t
x
EX
D
A
E
R
D
A
O
LQ )
7
(
LX
X
H
d
il
a
Vl
a
n
r
e
t
n
I/
E
T
I
R
W
D
A
O
L
E
T
I
R
W
T
S
R
U
B
E
T
I
R
W
T
S
R
U
B
)
r
e
t
n
u
o
c
t
s
r
u
b
e
c
n
a
v
d
A
(
)
2
(
D )
7
(
LX
X
H
X
l
a
n
r
e
t
n
I/
D
A
E
R
D
A
O
L
D
A
E
R
T
S
R
U
B
D
A
E
R
T
S
R
U
B
)
r
e
t
n
u
o
c
t
s
r
u
b
e
c
n
a
v
d
A
(
)
2
(
Q )
7
(
LX
t
c
e
l
e
s
e
DL
X
P
O
T
S
r
o
T
C
E
L
E
S
E
D
)
3
(
Z
i
H
LX
X
H
X
P
O
N
/
T
C
E
L
E
S
E
DP
O
NZ
i
H
HX
X
D
N
E
P
S
U
S
)
4
(
e
u
l
a
V
s
u
o
i
v
e
r
P
8
0
l
b
t
5
7
8
4
N
O
I
T
A
R
E
P
O/
R
W
B 1
W
B 2
W
B 3
W
B 4
D
A
E
R
H
XXXX
S
E
T
Y
B
L
A
E
T
I
R
W
LLLLL
O
/I
,
]
7
:
0
[
O
/I
(
1
E
T
Y
B
E
T
I
R
W
1
P
) )
2
(
L
HHH
O
/I
,
]
5
1
:
8
[
O
/I
(
2
E
T
Y
B
E
T
I
R
W
2
P
) )
2
(
LH
H
O
/I
,
]
3
2
:
6
1
[
O
/I
(
3
E
T
Y
B
E
T
I
R
W
3
P
) )
2
(
LH
H
L
H
O
/I
,
]
1
3
:
4
2
[
O
/I
(
4
E
T
Y
B
E
T
I
R
W
4
P
) )
2
(
L
HHH
L
E
T
I
R
W
O
N
L
HHHH
9
0
l
b
t
5
7
8
4
相關(guān)PDF資料
PDF描述
71V65703S85BQ 256K X 36 ZBT SRAM, 8.5 ns, PBGA165
7204G1 2 CONTACT(S), MALE, POWER CONNECTOR, SOLDER, PLUG
7204G3 2 CONTACT(S), MALE, POWER CONNECTOR, SOLDER, PLUG
7204 2 CONTACT(S), MALE, POWER CONNECTOR, SOLDER, PLUG
7206G1 2 CONTACT(S), MALE, POWER CONNECTOR, SOLDER, PLUG
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
71V2556S100PFGI 功能描述:靜態(tài)隨機(jī)存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
71V2556S100PFGI8 功能描述:靜態(tài)隨機(jī)存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
71V2556S133BG 制造商:Rochester Electronics LLC 功能描述: 制造商:Integrated Device Technology Inc 功能描述:
71V2556S133BG8 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Single 3.3V 4.5M-Bit 128K x 36 4.2ns 119-Pin BGA T/R
71V2556S133PFG 功能描述:靜態(tài)隨機(jī)存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray