參數(shù)資料
型號(hào)： 71V65703S85BQ
廠商： INTEGRATED DEVICE TECHNOLOGY INC
元件分類(lèi)： SRAM
英文描述： 256K X 36 ZBT SRAM, 8.5 ns, PBGA165
封裝： 13 X 15 MM, 1.2 MM HEIGHT, 1 MM PITCH, FPBGA-165
文件頁(yè)數(shù)： 1/26頁(yè)
文件大?。?/td> 512K
代理商： 71V65703S85BQ
DECEMBER 2002
DSC-5298/03
1
2002 Integrated Device Technology, Inc.
Pin Description Summary
cycle, and on the next clock cycle the associated data cycle occurs, be it
read or write.
The IDT71V65703/5903 contain address, data-in and control signal
registers. The outputs are flow-through (no output data register). Output
enable is the only asynchronous signal and can be used to disable the
outputs at any given time.
A Clock Enable (
CEN) pin allows operation of the IDT71V65703/5903
tobesuspendedaslongasnecessary.Allsynchronousinputsareignoredwhen
CENishighandtheinternaldeviceregisterswillholdtheirpreviousvalues.
There are three chip enable pins (
CE1, CE2, CE2) that allow the
user to deselect the device when desired. If any one of these three is not
assertedwhenADV/
LDislow,nonewmemoryoperationcanbeinitiated.
However, any pending data transfers (reads or writes) will be completed.
The data bus will tri-state one cycle after the chip is deselected or a write
isinitiated.
The IDT71V65703/5903 have an on-chip burst counter. In the burst
mode, the IDT71V65703/5903 can provide four cycles of data for a single
address presented to the SRAM. The order of the burst sequence is
defined by the
LBO input pin. The LBO pin selects between linear and
interleaved burst sequence. The ADV/
LD signal is used to load a new
externaladdress(ADV/
LD=LOW)orincrementtheinternalburstcounter
(ADV/
LD = HIGH).
The IDT71V65703/5903 SRAMs utilize IDT’s latest high-performance
CMOSprocessandarepackagedinaJEDECStandard14mmx20mm100-
pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA) and a 165
fine pitch ball grid array (fBGA).
Features
x
256K x 36, 512K x 18 memory configurations
x
Supports high performance system speed - 100 MHz
(7.5 ns Clock-to-Data Access)
x
ZBTTM Feature - No dead cycles between write and read
cycles
x
Internally synchronized output buffer enable eliminates the
need to control
OE
x
Single R/
W
W (READ/WRITE) control pin
x
4-word burst capability (Interleaved or linear)
x
Individual byte write (
BW
BW1 - BW
BW
BW4) control (May tie active)
x
Three chip enables for simple depth expansion
x
3.3V power supply (±5%)
x
3.3V (±5%) I/O Supply (VDDQ)
x
Power down controlled by ZZ input
x
Packaged in a JEDEC standard 100-pin plastic thin quad
flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch
ball grid array (fBGA).
Description
The IDT71V65703/5903 are 3.3V high-speed 9,437,184-bit
(9 Megabit) synchronous SRAMs organized as 256K x 36 / 512K x 18.
They are designed to eliminate dead bus cycles when turning the bus
around between reads and writes, or writes and reads. Thus they have
been given the name ZBTTM, or Zero Bus Turnaround.
AddressandcontrolsignalsareappliedtotheSRAMduringoneclock
A0-A18
Address Inputs
Input
Synchronous
CE1, CE2, CE2
Chip Enables
Input
Synchronous
OE
Output Enable
Input
Asynchronous
R/
W
Read/Write Signal
Input
Synchronous
CEN
Clock Enable
Input
Synchronous
BW1, BW2, BW3, BW4
Individual Byte Write Selects
Input
Synchronous
CLK
Clock
Input
N/A
ADV/
LD
Advance Burst Address/Load New Address
Input
Synchronous
LBO
Linear/Interleaved Burst Order
Input
Static
ZZ
Sleep Mode
Input
Asynchronous
I/O0-I/O31, I/OP1-I/OP4
Data Input/Output
I/O
Synchronous
VDD, VDDQ
Core Power, I/O Power
Supply
Static
VSS
Ground
Supply
Static
5298 tbl 01
IDT71V65703
IDT71V65903
256K x 36, 512K x 18
3.3V Synchronous ZBT SRAMs
3.3V I/O, Burst Counter
Flow-Through Outputs
ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc. and the architecture is supported by Micron Technology and Motorola, Inc.
FEBRUARY 2009
相關(guān)PDF資料
PDF描述
7204G1 2 CONTACT(S), MALE, POWER CONNECTOR, SOLDER, PLUG
7204G3 2 CONTACT(S), MALE, POWER CONNECTOR, SOLDER, PLUG
7204 2 CONTACT(S), MALE, POWER CONNECTOR, SOLDER, PLUG
7206G1 2 CONTACT(S), MALE, POWER CONNECTOR, SOLDER, PLUG
7206G3 2 CONTACT(S), MALE, POWER CONNECTOR, SOLDER, PLUG
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
71V65703S85BQ8 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Single 3.3V 9M-Bit 256K x 36 8.5ns 165-Pin CABGA T/R 制造商:Integrated Device Technology Inc 功能描述:SRAM SYNC SGL 3.3V 9MBIT 256KX36 8.5NS 165FPBGA - Tape and Reel
71V65703S85BQG 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Single 3.3V 9M-Bit 256K x 36 8.5ns 165-Pin CABGA 制造商:Integrated Device Technology Inc 功能描述:SRAM SYNC SGL 3.3V 9MBIT 256KX36 8.5NS 165FPBGA - Rail/Tube 制造商:Integrated Device Technology Inc 功能描述:256Kx36 ZBT SYNC 3.3V FLOW-THRU SRAM
71V65703S85BQG8 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Single 3.3V 9M-Bit 256K x 36 8.5ns 165-Pin CABGA T/R 制造商:Integrated Device Technology Inc 功能描述:SRAM SYNC SGL 3.3V 9MBIT 256KX36 8.5NS 165FPBGA - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:256Kx36 ZBT SYNC 3.3V FLOW-THRU SRAM
71V65703S85BQGI 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Single 3.3V 9M-Bit 256K x 36 8.5ns 165-Pin CABGA 制造商:Integrated Device Technology Inc 功能描述:SRAM SYNC SGL 3.3V 9MBIT 256KX36 8.5NS 165FPBGA - Rail/Tube 制造商:Integrated Device Technology Inc 功能描述:256Kx36 ZBT SYNC 3.3V FLOW-THRU SRAM
71V65703S85BQGI8 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Single 3.3V 9M-Bit 256K x 36 8.5ns 165-Pin CABGA T/R 制造商:Integrated Device Technology Inc 功能描述:SRAM SYNC SGL 3.3V 9MBIT 256KX36 8.5NS 165FPBGA - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:256Kx36 ZBT SYNC 3.3V FLOW-THRU SRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*