參數(shù)資料
型號： 71V65703S85BQ
廠商： INTEGRATED DEVICE TECHNOLOGY INC
元件分類： SRAM
英文描述： 256K X 36 ZBT SRAM, 8.5 ns, PBGA165
封裝： 13 X 15 MM, 1.2 MM HEIGHT, 1 MM PITCH, FPBGA-165
文件頁數(shù)： 12/26頁
文件大小： 512K
代理商： 71V65703S85BQ
6.42
2
IDT71V65703, IDT71V65903, 256K x 36, 512K x 18, 3.3V Synchronous ZBT SRAMs with
3.3V I/O, Burst Counter, and Flow-Through Outputs
Commercial and Industrial Temperature Ranges
Pin Definitions(1)
NOTE:
1. All synchronous inputs must meet specified setup and hold times with respect to CLK.
Symbol
Pin Function
I/O
Active
Description
A0-A18
Address Inputs
I
N/A
Synchro nous Address inputs. The address register is triggered by a co mbination of the rising edge of
CLK, ADV/
LD low, CEN low, and true chip enables.
ADV/
LD
Advance / Load
I
N/A
ADV/
LD is a synchronous input that is used to load the internal registers with new address and control
when it is sample d low at the rising edge of clock with the chip selected. When ADV/
LD is low with
the chip deselected, any burst in progress is terminated. When ADV/
LD is sampled high then the
inte rnal burst counter is advanced for any burst that was in progress. The external addresses are
ignored when ADV/
LD is sampled high.
R/
W
Read / Write
I
N/A
R/
W signal is a synchronous input that identifies whether the current load cycle initiated is a Read or
Write access to the memory array. The data bus activity for the curre nt cycle takes place one clock
cycle later.
CEN
Clock Enable
I
LOW
Synchronous Clock Enable Input. When
CEN is sampled high, all other synchronous inputs, including
clock are ignored and outputs re main unchanged. The effect of
CEN sampled high on the device
outputs is as if the low to high clock transition did no t occur. For normal operation,
CEN must be
sampled low at rising edge of clock.
BW1-BW4
Individual Byte
Write Enables
I
LOW
Synchronous byte write enables. Each 9-bit byte has its own active low byte write enable. On load
write cycles (When R/
W and ADV/LD are sampled low) the appropriate byte write signal (BW1-BW4)
must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write
signals are ignored when R/
W is sampled high. The appropriate byte(s) of data are written into the
device one cycle later.
BW1-BW4 can all be tied low if always doing write to the entire 36-bit word.
CE1, CE2
Chip Enables
I
LOW
Synchronous active low chip enable.
CE1 and CE2 are used with CE2 to enable the IDT71V65703/5903
(
CE1 or CE2 sampled high or CE2 sampled low) and ADV/LD low at the rising edge of clock, initiates
a deselect cycle. The ZBTTM has a one cycle deselect, i.e., the data b us will tri-state one clock cycle
after deselect is initiated.
CE2
Chip Enable
I
HIGH
Synchrono us active high chip enable. CE2 is used with
CE1 and CE2 to enable the chip. CE2 has
inverted po larity but otherwise identical to
CE1 and CE2.
CLK
Clock
I
N/A
This is the clock input to the IDT71V65703/5903. Except for
OE, all timing references for the device are
made with respect to the rising edge of CLK.
I/O0-I/O31
I/OP1-I/OP4
Data Input/Output
I/O
N/A
Data input/output (I/O) pins. The data input path is registered, triggered by the rising edge of CLK. The
data output path is flow-through (no output register).
LBO
Linear Burst
Order
I
LOW
Burst order selection input. When
LBO is high the Interleaved burst sequence is selected. When LBO
is low the Linear burst sequence is selected.
LBO is a static input, and it must not change during
device operation.
OE
Output Enable
I
LOW
Asynchronous output enable.
OE must be low to read data from the 71V65703/5903. When OE is HIGH
the I/O pins are in a high-impedance state.
OE does not need to be actively controlled for read and
write cycles. In normal operation,
OE can be tied low.
ZZ
Sleep Mode
I
HIGH
Asynchro nous sleep mode input. ZZ HIGH will gate the CLK internally and power down the
IDT71V65703/5903 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode.
VDD
Power Supply
N/A
3.3V core power supply.
VDDQ
Power Supply
N/A
3.3V I/O supply.
VSS
Ground
N/A
Ground.
5298 tbl 02
相關(guān)PDF資料
PDF描述
7204G1 2 CONTACT(S), MALE, POWER CONNECTOR, SOLDER, PLUG
7204G3 2 CONTACT(S), MALE, POWER CONNECTOR, SOLDER, PLUG
7204 2 CONTACT(S), MALE, POWER CONNECTOR, SOLDER, PLUG
7206G1 2 CONTACT(S), MALE, POWER CONNECTOR, SOLDER, PLUG
7206G3 2 CONTACT(S), MALE, POWER CONNECTOR, SOLDER, PLUG
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
71V65703S85BQ8 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Single 3.3V 9M-Bit 256K x 36 8.5ns 165-Pin CABGA T/R 制造商:Integrated Device Technology Inc 功能描述:SRAM SYNC SGL 3.3V 9MBIT 256KX36 8.5NS 165FPBGA - Tape and Reel
71V65703S85BQG 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Single 3.3V 9M-Bit 256K x 36 8.5ns 165-Pin CABGA 制造商:Integrated Device Technology Inc 功能描述:SRAM SYNC SGL 3.3V 9MBIT 256KX36 8.5NS 165FPBGA - Rail/Tube 制造商:Integrated Device Technology Inc 功能描述:256Kx36 ZBT SYNC 3.3V FLOW-THRU SRAM
71V65703S85BQG8 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Single 3.3V 9M-Bit 256K x 36 8.5ns 165-Pin CABGA T/R 制造商:Integrated Device Technology Inc 功能描述:SRAM SYNC SGL 3.3V 9MBIT 256KX36 8.5NS 165FPBGA - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:256Kx36 ZBT SYNC 3.3V FLOW-THRU SRAM
71V65703S85BQGI 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Single 3.3V 9M-Bit 256K x 36 8.5ns 165-Pin CABGA 制造商:Integrated Device Technology Inc 功能描述:SRAM SYNC SGL 3.3V 9MBIT 256KX36 8.5NS 165FPBGA - Rail/Tube 制造商:Integrated Device Technology Inc 功能描述:256Kx36 ZBT SYNC 3.3V FLOW-THRU SRAM
71V65703S85BQGI8 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Single 3.3V 9M-Bit 256K x 36 8.5ns 165-Pin CABGA T/R 制造商:Integrated Device Technology Inc 功能描述:SRAM SYNC SGL 3.3V 9MBIT 256KX36 8.5NS 165FPBGA - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:256Kx36 ZBT SYNC 3.3V FLOW-THRU SRAM
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*