參數(shù)資料
型號(hào)： 71V65703S85BQ
廠商： INTEGRATED DEVICE TECHNOLOGY INC
元件分類(lèi)： SRAM
英文描述： 256K X 36 ZBT SRAM, 8.5 ns, PBGA165
封裝： 13 X 15 MM, 1.2 MM HEIGHT, 1 MM PITCH, FPBGA-165
文件頁(yè)數(shù)： 10/26頁(yè)
文件大?。?/td> 512K
代理商： 71V65703S85BQ
6.42
18
IDT71V65703, IDT71V65903, 256K x 36, 512K x 18, 3.3V Synchronous ZBT SRAMs with
3.3V I/O, Burst Counter, and Flow-Through Outputs
Commercial and Industrial Temperature Ranges
Timing Waveform of Write Cycles(1,2,3,4,5)
NOTES:
1.
D
(A
1)
represents
the
first
input
to
the
external
address
A
1.
D
(A
2)
represents
the
first
input
to
the
external
address
A
2;
D
(A
2+1
)represents
the
next
input
data
in
the
burst
sequence
of
the
base
address
A
2,
etc.
where
address
bits
A
0and
A
1are
advancing
for
the
four
word
burst
in
the
sequence
defined
by
the
state
of
the
LBO
input.
2.
CE
2timing
transitions
are
identical
but
inverted
to
the
CE
1and
CE
2
signals.
For
example,
when
CE
1and
CE
2are
LOW
on
this
waveform,
CE
2is
HIGH.
3.
Burst
ends
new
address
and
control
are
loaded
into
the
SRAM
by
sampling
ADV/
LD
LOW.
4.
R
/W
is
don’t
care
when
the
SRAM
is
bursting
(ADV/
LD
sampled
HIGH).
The
nature
of
the
burst
access
(Read
or
Write)
is
fixed
by
the
state
of
the
R/
W
signal
when
new
address
and
control
are
loaded
into
the
SRAM.
5.
Individual
Byte
Write
signals
(
BW
x)
must
be
valid
on
all
write
and
burst-write
cycles.
A
write
cycle
is
initiated
when
R/
W
signal
is
sampled
LOW.
The
byte
write
information
comes
in
one
cycle
before
the
actual
data
is
presented
to
the
SRAM.
tH
E
tS
E
R
/W
A
1
A
2
C
L
K
C
E
N
A
D
V
/L
D
A
D
R
E
S
C
E
1
,
C
E
2
(2
)
B
W
1
-
B
W
4
O
E
D
A
T
A
IN
D
(A
1
)
D
(A
2
)
tH
D
tS
D
(C
E
N
hi
gh,
el
im
inat
es
c
u
rrent
L
-H
cl
o
c
k
ed
ge)
D
(A
2+
1
)
D
(A
2+
2
)
D
(A
2+
3
)
D
(A
2
)
B
ur
s
t
W
ri
te
W
ri
te
W
ri
te
(B
ur
s
t
W
raps
aro
und
to
in
it
ia
l
s
ta
te
)
tH
D
tS
D
tC
H
tC
L
tC
Y
C
tH
A
D
V
tS
A
D
V
tH
W
tS
W
tH
A
tS
A
tH
C
tS
C
tH
B
tS
B
52
9
8
drw
07
B
(A
1
)
B
(A
2
)
B
(A
2+
1
)
B
(A
2+
2
)
B
(A
2+
3
)
B
(A
2
)
,
相關(guān)PDF資料
PDF描述
7204G1 2 CONTACT(S), MALE, POWER CONNECTOR, SOLDER, PLUG
7204G3 2 CONTACT(S), MALE, POWER CONNECTOR, SOLDER, PLUG
7204 2 CONTACT(S), MALE, POWER CONNECTOR, SOLDER, PLUG
7206G1 2 CONTACT(S), MALE, POWER CONNECTOR, SOLDER, PLUG
7206G3 2 CONTACT(S), MALE, POWER CONNECTOR, SOLDER, PLUG
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
71V65703S85BQ8 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Single 3.3V 9M-Bit 256K x 36 8.5ns 165-Pin CABGA T/R 制造商:Integrated Device Technology Inc 功能描述:SRAM SYNC SGL 3.3V 9MBIT 256KX36 8.5NS 165FPBGA - Tape and Reel
71V65703S85BQG 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Single 3.3V 9M-Bit 256K x 36 8.5ns 165-Pin CABGA 制造商:Integrated Device Technology Inc 功能描述:SRAM SYNC SGL 3.3V 9MBIT 256KX36 8.5NS 165FPBGA - Rail/Tube 制造商:Integrated Device Technology Inc 功能描述:256Kx36 ZBT SYNC 3.3V FLOW-THRU SRAM
71V65703S85BQG8 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Single 3.3V 9M-Bit 256K x 36 8.5ns 165-Pin CABGA T/R 制造商:Integrated Device Technology Inc 功能描述:SRAM SYNC SGL 3.3V 9MBIT 256KX36 8.5NS 165FPBGA - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:256Kx36 ZBT SYNC 3.3V FLOW-THRU SRAM
71V65703S85BQGI 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Single 3.3V 9M-Bit 256K x 36 8.5ns 165-Pin CABGA 制造商:Integrated Device Technology Inc 功能描述:SRAM SYNC SGL 3.3V 9MBIT 256KX36 8.5NS 165FPBGA - Rail/Tube 制造商:Integrated Device Technology Inc 功能描述:256Kx36 ZBT SYNC 3.3V FLOW-THRU SRAM
71V65703S85BQGI8 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Single 3.3V 9M-Bit 256K x 36 8.5ns 165-Pin CABGA T/R 制造商:Integrated Device Technology Inc 功能描述:SRAM SYNC SGL 3.3V 9MBIT 256KX36 8.5NS 165FPBGA - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:256Kx36 ZBT SYNC 3.3V FLOW-THRU SRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*