- 您現在的位置：買賣IC網 > PDF目錄157280 > 5962F9855202QXA 32-BIT, 16 MHz, RISC MICROCONTROLLER, CPGA144 PDF資料下載
參數資料
| 型號： | 5962F9855202QXA |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 16 MHz, RISC MICROCONTROLLER, CPGA144 |
| 封裝： | CERAMIC, PGA-144 |
| 文件頁數： | 22/64頁 |
| 文件大?。?/td> | 1464K |
| 代理商： | 5962F9855202QXA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
29
access the monitor program. An example of this technique is
accessing the monitor on a specific condition. A specific
interrupt event (e.g., memory access location 100) can generate
a hardware interrupt to the PFAIL input. Accessing the monitor
allows the software programmer to evaluate the state of the
UT69R000 and system (i.e., memory or I/O subsystem).
Figures 27 and 28 show an example.
7.1 Using The Monitor
When the UT69R000 enters the Monitor mode, it begins
executing the monitor program stored in the instruction port.
The UT69R000 initially sets its internal UART as the default
monitor interface.
To control the UT69R000 with the Monitor, the user simply
transmits a predefined set of ASCII characters over the serial
data port. The list of the predefined ASCII characters
meaningful to the UT69R000’s Monitor mode are described in
detail in the following sections. The UT69R000 can receive
these Monitor control commands with its internal UART,
decode them, and then take the appropriate action. All ASCII
characters must be capitalized for the UT69R000 to
recognize them.
The four primary ASCII control characters are E, M, C, and R.
These control characters permit the system user to Examine or
Modify instruction memory, Operand memory, external I/O,
and internal registers, Continue Execution, and Run From a set
starting location.
OSCIN
CK1
CK2
CK3
CK4
EXECUTE
(NOP)
PIR OPEN
PIR CLOSE
EXECUTE
INTERRUPT SERVICE
COMMANDS
PRIMARY INSTRUCTION REGISTER
(PIR)
FETCH
(NOP)
STATE
RA(19:0)
RD(15:0)
INT
INTERRUPT
ADDRESS VALID
INTERRUPT
INSTRUCTION VALID
Figure 24. Interrupt Timing
Assumes:
1. Interrupts enabled at time zero.
2. No mask bits set at time zero.
Do not care field
#
相關PDF資料 |
PDF描述 |
|---|---|
| 5962G9855201QXX | 32-BIT, 12 MHz, RISC MICROCONTROLLER, CPGA144 |
| 5962G9855202VXA | 32-BIT, 16 MHz, RISC MICROCONTROLLER, CPGA144 |
| 5962G9855202VXX | 32-BIT, 16 MHz, RISC MICROCONTROLLER, CPGA144 |
| 5962H9855201VXC | 32-BIT, 12 MHz, RISC MICROCONTROLLER, CPGA144 |
| 5962H9855202QXX | 32-BIT, 16 MHz, RISC MICROCONTROLLER, CPGA144 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 5962F9861301VCC | 制造商:Intersil Corporation 功能描述: |
| 5962F9861301VHA | 制造商:Intersil Corporation 功能描述:- Bulk |
| 5962F9861301VXC | 制造商:Intersil Corporation 功能描述: |
| 5962F9865102QYA | 制造商:STMicroelectronics 功能描述:EIA-644LINE DRIVERQUADFLAT16, SOLDER DIP - Bulk |
| 5962F9865102QYC | 制造商:STMicroelectronics 功能描述:EIA-644LINE DRIVERQUADFLAT16, GOLD - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。