- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄157280 > 5962F9855202QXA 32-BIT, 16 MHz, RISC MICROCONTROLLER, CPGA144 PDF資料下載
參數(shù)資料
| 型號： | 5962F9855202QXA |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 16 MHz, RISC MICROCONTROLLER, CPGA144 |
| 封裝： | CERAMIC, PGA-144 |
| 文件頁數(shù)： | 18/64頁 |
| 文件大?。?/td> | 1464K |
| 代理商： | 5962F9855202QXA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
25
The UT69R000 requests control of the Operand buses at the
beginning of time period CK2 by asserting BRQ. On every
subsequent falling edge of OSCIN, the UT69R000 samples the
BGNT and BUSY inputs. When the UT69R000 detects on the
falling edge of OSCIN that BGNT has gone low and BUSY
has gone high, the UT69R000 is the new bus master and can
now control the Operand buses. The UT69R000 locks out any
other bus master from controlling the Operand buses by
asserting BGACK at the beginning of time period CK3 and
holding BGACK active until it is ready to relinquish control
of the Operand buses. The UT69R000 holds the BGACK
signal active until the beginning of the CK3 time period of the
next bus cycle when the UT69R000 no longer controls the
Operand buses.
5.0 Discrete Input/Output
To control external hardware and receive external information,
the UT69R000 has an 8-bit output discrete bus and two discrete
inputs. The discrete input function allows for easy gathering of
information from the subsystem. The output discrete bus
allows the UT69R000 to control subsystems via a combination
of hardware and software.
5.1 Output Discrete Bus
The UT69R000 has eight user-defined output discretes
(OD(7:0)). Output Register Instruction OTR Rd,SW governs
the logic state of each output discrete. The Status/Output
Discrete Register reflects the state of the output discretes.
Software can read the contents of this register by executing.
the Input Register Instruction INR Rd,SW.
RA(19:0)
RD(15:0)
OD(7:0)
OSCIN
CK1
CK2
CK3
CK4
STATE1
EXECUTE
FETCH
EXECUTE
OTR RA,SW
XXXX (hex)
OTR RA, SW
Figure 23. Output Discrete Bus Timing
OD(7:0) Valid
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962G9855201QXX | 32-BIT, 12 MHz, RISC MICROCONTROLLER, CPGA144 |
| 5962G9855202VXA | 32-BIT, 16 MHz, RISC MICROCONTROLLER, CPGA144 |
| 5962G9855202VXX | 32-BIT, 16 MHz, RISC MICROCONTROLLER, CPGA144 |
| 5962H9855201VXC | 32-BIT, 12 MHz, RISC MICROCONTROLLER, CPGA144 |
| 5962H9855202QXX | 32-BIT, 16 MHz, RISC MICROCONTROLLER, CPGA144 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962F9861301VCC | 制造商:Intersil Corporation 功能描述: |
| 5962F9861301VHA | 制造商:Intersil Corporation 功能描述:- Bulk |
| 5962F9861301VXC | 制造商:Intersil Corporation 功能描述: |
| 5962F9865102QYA | 制造商:STMicroelectronics 功能描述:EIA-644LINE DRIVERQUADFLAT16, SOLDER DIP - Bulk |
| 5962F9865102QYC | 制造商:STMicroelectronics 功能描述:EIA-644LINE DRIVERQUADFLAT16, GOLD - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。