- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄157280 > 5962-9855201VXC 32-BIT, 12 MHz, RISC MICROCONTROLLER, CPGA144 PDF資料下載
參數(shù)資料
| 型號(hào)： | 5962-9855201VXC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 12 MHz, RISC MICROCONTROLLER, CPGA144 |
| 封裝： | CERAMIC, PGA-144 |
| 文件頁數(shù)： | 29/64頁 |
| 文件大?。?/td> | 1464K |
| 代理商： | 5962-9855201VXC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
35
This double-buffering process allows transmitting contiguous
serial data streams. The process of alternately loading the
Transmitter Buffer Register with new data and then reading the
transmitter status from the STATUS register continues until
completion of all serial transmission. An example of UART
transmitter software follows:
WRITE_UART:
INR R11, STATUS
TBR R11, 1DH
BR EQ, WRITE_UART
NOP
INR R15, TXMT
8.2 UART Receiver Operation
The UT69R000’s internal UART has one register associated
with the receive function. This register is the UART Receiver
Buffer Register (RBR). The least significant byte of the RCVR
contains the received serial data. The Status Register contains
error information about the serial data in the receiver. Four
error bits reflect information status, bit 7 (Receiver Error, RE),
which is the logical OR combination of the other three error
bits; bit 6 (Overrun Error, OE); bit 5 (Framing Error, FE); bit
4 (Parity Error, PE). An additional status bit for the Receiver
is the Data Ready (DR) bit. DR is the least significant bit of
the Status Register.
The UT69R000 is ready to receive serial data through the
internal UART, it must poll the Status Register to determine
when the Data Ready (DR) bit transitions from a logical zero
to logical one to signal the UART has indeed received a serial
transmission. When DR equals a logic one, the software reads
the Receiver by executing and Input Register Operation INR
RD, RCVR. The INR instruction takes the eight bits of received
data in the and places this data in the least significant byte of
the destination register (Rd) specified in the instruction.
When the UT69R000 is finished executing the Input Register
Instruction, the software can then determine the validity of the
message by testing the RE bit. After the software has checked
for a valid message, the data is stored. If the UT69R000 is to
receive more data through the UART, the software must return
to polling the Status Register to determine the reception of the
next valid serial transmission. The Input Register Instruction
INR Rd, RCVR clears the DR bit. An example of receiver
software follows:
READ_UART:
INR R11, STATUS
TBR R11, 1FH
BR EQ, READ_UART
NOP
OTR R15, RCVR 9.0
9.0 PROGRAMMING INTERFACE
9.1 Data Formats
The UT69R000 instruction set supports 16-bit integer single-
precision data and 32-bit integer double-precision data. All data
is in 2’s complement representation.
The UT69R000 represents the fixed-point data formats as a 2’s
complement integer with the MSB as the sign bit (figures 30a
and 30b).
Operand Size
The UT69R000’s instruction set supports three operand sizes:
(1) Byte (eight bits); (2) Word (16 bits); and (3) Long Word
(32 bit). Byte operands are only allowed with byte instructions.
All other instructions support word and long-word operands.
Organization of Data in General Purpose Registers
All 20 of the UT69R000’s general purpose data registers
support bit, byte, and word operations. When the system
programmer specifies a byte operation in a specific instruction,
the instruction expects to find the byte of Operand Data in the
least significant eight bits of the data register. The least
significant bit of each of the data registers is bit 0 and the most
significant bit of each of the data registers is bit 15. Any one
of the data registers may be the source or destination for the
operand.
For long-word operands, the UT69R000 organizes the 20
general purpose data registers as 10 even/odd register pairs.
The even-numbered register of the register pair contains the
most significant word. All register pairs may be the source or
destination operands.
14
0
Figure 30a. Single-Precision Fixed-Point Data
Figure 30b. Double-Precision Fixed-Point Data
15
SIGN
DATA
LSB
MSB
SIGN
MSB
LSB
(MSH)
(LSH)
31 30
16 15
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962-9855202QXC | 32-BIT, 16 MHz, RISC MICROCONTROLLER, CPGA144 |
| 5962-9855202QXX | 32-BIT, 16 MHz, RISC MICROCONTROLLER, CPGA144 |
| 5962F9855202QXA | 32-BIT, 16 MHz, RISC MICROCONTROLLER, CPGA144 |
| 5962G9855201QXX | 32-BIT, 12 MHz, RISC MICROCONTROLLER, CPGA144 |
| 5962G9855202VXA | 32-BIT, 16 MHz, RISC MICROCONTROLLER, CPGA144 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962-9855501VPA | 功能描述:計(jì)時(shí)器和支持產(chǎn)品 QML Class V Prec Timer RoHS:否 制造商:Micrel 類型:Standard 封裝 / 箱體:SOT-23 內(nèi)部定時(shí)器數(shù)量:1 電源電壓-最大:18 V 電源電壓-最小:2.7 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel |
| 59629856401QEA | 制造商:TI 功能描述:SNJ5447AJ |
| 5962-9856401QEA | 制造商:Texas Instruments 功能描述:Decoder/Driver Single 4-to-7 16-Pin CDIP Tube |
| 5962-9858401QFA | 功能描述:LVDS 接口集成電路 RoHS:否 制造商:Texas Instruments 激勵(lì)器數(shù)量:4 接收機(jī)數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel |
| 5962-9858501QFA | 功能描述:總線接收器 RoHS:否 制造商:Texas Instruments 接收機(jī)數(shù)量:4 接收機(jī)信號(hào)類型:Differential 接口類型:EIA/TIA-422-B, V.11 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TSSOP-16 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。