參數(shù)資料
型號: 5962-9855201VXC
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 12 MHz, RISC MICROCONTROLLER, CPGA144
封裝: CERAMIC, PGA-144
文件頁數(shù): 19/64頁
文件大?。?/td> 1464K
代理商: 5962-9855201VXC
26
Useful in the control of external subsystem hardware, the
output discrete function is fully static and remains unchanged
until rewritten. Outputs can drive standard (i.e., sink or source)
TTL loads. These outputs three-state on the assertion of the
TEST input pin. Figure 23 shows the timing relationships for
a write to the output discrete bus.
5.2 Discrete Inputs
Status register bits DI1 and DI2, bits 8 and 3 respectively,
reflect the stimulus applied to the input pins. In a system
application the software would make decisions based on the
state (i.e., logic one or zero) of either or both of these bits. The
system software would poll the Status Register by executing
an Input Register Instruction INR Rd,SW; the software then
proceeds to perform a test bit on the appropriate bit (i.e., 3 or
8). The result of the test bit determines the next task performed
by the software. Section 7.0 discusses an example of using a
discrete input to control program for entering the monitor
program. Both DI1 and DI2 input buffers have pull-down
resistors and can float if not in use. 6.0 Interrupts
6.0 Interrupts
The UT69R000 has 15 levels of internal interrupt prioritizing.
Upon the occurrence of an enabled non-masked interrupt, the
UT69R000 program flow (i.e., instruction counter) transfers to
the appropriate interrupt vector. The interrupt vector points to
an interrupt service routine. After completing the interrupt
service routine the program flow is returned to the main
program location. Table 1 shows a list of UT69R000 interrupts.
6.1 Interrupt Control
The Pending Interrupt Register, Mask Register, Status
Register, and Fault Register control and report interrupt
processing. These registers contain the following interrupt
information:
- Interrupt events (PI)
- Interrupt status, masked versus unmasked (MK)
- Interrupt status, enabled versus disabled
(STATUS bit 9)
- Machine error interrupts (FT)
Table 1. Interrupt Definitions
INTERRUPT
NUMBER
0
(Highest
Priority)
1
2
3
4
5
6
7
8
9
10
11
12
DESCRIPTION
Power-Down Interrupt.Cannot be masked or disabled.
Machine Error. Cannot bedisabled.
INT0. External user interrupt.
Software interrupt (USR3)
Fixed-point overflow.(V bit)
Software interrupt (USR2)
Software interrupt (USR1)
Timer A (If implemented).
INT1. External user interrupt.
Timer B (If implemented).
INT2. External user interrupt.
INT3. External user interrupt.
INT4. External user interrupt.
INT6. External user interrupt.
13
14
(Lowest
Priority)
INT5. External user interrupt.
相關(guān)PDF資料
PDF描述
5962-9855202QXC 32-BIT, 16 MHz, RISC MICROCONTROLLER, CPGA144
5962-9855202QXX 32-BIT, 16 MHz, RISC MICROCONTROLLER, CPGA144
5962F9855202QXA 32-BIT, 16 MHz, RISC MICROCONTROLLER, CPGA144
5962G9855201QXX 32-BIT, 12 MHz, RISC MICROCONTROLLER, CPGA144
5962G9855202VXA 32-BIT, 16 MHz, RISC MICROCONTROLLER, CPGA144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5962-9855501VPA 功能描述:計時器和支持產(chǎn)品 QML Class V Prec Timer RoHS:否 制造商:Micrel 類型:Standard 封裝 / 箱體:SOT-23 內(nèi)部定時器數(shù)量:1 電源電壓-最大:18 V 電源電壓-最小:2.7 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel
59629856401QEA 制造商:TI 功能描述:SNJ5447AJ
5962-9856401QEA 制造商:Texas Instruments 功能描述:Decoder/Driver Single 4-to-7 16-Pin CDIP Tube
5962-9858401QFA 功能描述:LVDS 接口集成電路 RoHS:否 制造商:Texas Instruments 激勵器數(shù)量:4 接收機數(shù)量:4 數(shù)據(jù)速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel
5962-9858501QFA 功能描述:總線接收器 RoHS:否 制造商:Texas Instruments 接收機數(shù)量:4 接收機信號類型:Differential 接口類型:EIA/TIA-422-B, V.11 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TSSOP-16 封裝:Reel