- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄298293 > 28234-11 (CONEXANT SYSTEMS) ATM SEGMENTATION AND REASSEMBLY DEVICE, PBGA388 PDF資料下載
參數(shù)資料
| 型號(hào)： | 28234-11 |
| 廠商： | CONEXANT SYSTEMS |
| 元件分類(lèi)： | 數(shù)字傳輸電路 |
| 英文描述： | ATM SEGMENTATION AND REASSEMBLY DEVICE, PBGA388 |
| 封裝： | BGA-388 |
| 文件頁(yè)數(shù)： | 19/336頁(yè) |
| 文件大?。?/td> | 4998K |
| 代理商： | 28234-11 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)當(dāng)前第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)第259頁(yè)第260頁(yè)第261頁(yè)第262頁(yè)第263頁(yè)第264頁(yè)第265頁(yè)第266頁(yè)第267頁(yè)第268頁(yè)第269頁(yè)第270頁(yè)第271頁(yè)第272頁(yè)第273頁(yè)第274頁(yè)第275頁(yè)第276頁(yè)第277頁(yè)第278頁(yè)第279頁(yè)第280頁(yè)第281頁(yè)第282頁(yè)第283頁(yè)第284頁(yè)第285頁(yè)第286頁(yè)第287頁(yè)第288頁(yè)第289頁(yè)第290頁(yè)第291頁(yè)第292頁(yè)第293頁(yè)第294頁(yè)第295頁(yè)第296頁(yè)第297頁(yè)第298頁(yè)第299頁(yè)第300頁(yè)第301頁(yè)第302頁(yè)第303頁(yè)第304頁(yè)第305頁(yè)第306頁(yè)第307頁(yè)第308頁(yè)第309頁(yè)第310頁(yè)第311頁(yè)第312頁(yè)第313頁(yè)第314頁(yè)第315頁(yè)第316頁(yè)第317頁(yè)第318頁(yè)第319頁(yè)第320頁(yè)第321頁(yè)第322頁(yè)第323頁(yè)第324頁(yè)第325頁(yè)第326頁(yè)第327頁(yè)第328頁(yè)第329頁(yè)第330頁(yè)第331頁(yè)第332頁(yè)第333頁(yè)第334頁(yè)第335頁(yè)第336頁(yè)
90
5.0 Reassembly Coprocessor
5.4 Buffer Management
RS8234
Datasheet for RS8234 xBR ServiceSAR
N8234DS1B
packet for discard and increments the SERV_DIS counter in the VCC Table. All
cells on that channel up to the next BOM are discarded.
If the SERV_DIS counter rolls over, the CNT_ROVR bit in the next status
entry for this channel will be set to a logic high. The CNT_ROVR bit in the VCC
Table holds this flag information until a status is sent.
5.4.8.4 LANE-LECID
Packet Discard - Echo
Suppression on Multicast
Data Frames
The system designer can utilize this feature to discard superfluous traffic on the
ATM network caused by LAN Emulation Clients (LECs) transmitting multicast
frames (i.e., point-to-multipoint Emulated LAN traffic).
If the LECID_EN bit in the Rsm VCC Table is a logic high, the LANE-LECID
discard function for that VCC is enabled, and the functions below are performed.
The DPRI field is used as an index into the LECID table. This allows support
for up to 32 LECIDs, each a unique identifier for a single LAN Emulation Client.
When the Rsm coprocessor receives a BOM cell with this function enabled, it
checks the 16-bit LECID field in the LANE header against the value in the
LECID table. If a match occurs, the Rsm coprocessor discards the cell, marks the
rest of the packet for discard and increments the SERV_DIS counter in the VCC
Table.
If the SERV_DIS counter rolls over, the CNT_ROVR bit in the next status
entry for this channel will be set to a logic high. The CNT_ROVR bit in the VCC
Table holds this flag information until a status is sent.
5.4.8.5 DMA FIFO Full
The purpose of this function is to allow a graceful recovery from an incoming
DMA FIFO full condition. Without this function the reassembly coprocessor is
stalled when the FIFO is full, until recovery from the full condition. This causes
the cells to be dropped indiscriminately on the upstream side of the reassembly
block without any record of which VCCs the cells belonged to. Upon recovery
from the full condition, cells belonging to corrupted PDUs continue to be pro-
cessed, which wastes PCI bandwidth during the recovery phase. This function
provides for a more efficient use of Host and SAR resources by allowing the reas-
sembly block to process and drop cells during the full condition.
The reassembly block will mark all channels that receive a cell during the full
condition for subsequent early packet discard. Upon recovery from the full condi-
tion, the reassembly block performs early packet discard on the appropriate chan-
nels as cells are received on those channels. In addition, cells will continue to be
dropped on each channel until after an EOM cell is received for that channel.
Early packet discard processing is delayed until recovery from the full condition,
since the status entry also requires the use of the incoming DMA FIFO.
This function is enabled by setting the FF_DSC bit in each VCC entry to a
logic high.
NOTE:
Note: The user may want to disable this function if the free buffers, buffer
descriptors, and Rsm status queues reside in SAR shared memory.
Similarly, if RSM_CTRL1(OAM_QU_EN) is a logic high, RSM_CTRL1
(OAM_FF_DSC) should be set to a logic high. (Note: The user may want to dis-
able this function if the global OAM buffers, buffer descriptors, and status queues
reside in SAR shared memory.)
Early packet discard due to a FIFO full condition is indicated by the FFPD bit
in the Rsm status queue entry being a logic high.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 28234-12 | ATM SEGMENTATION AND REASSEMBLY DEVICE, PBGA388 |
| 28236-12 | ATM SEGMENTATION AND REASSEMBLY DEVICE, PBGA388 |
| 2885 | INTERCONNECTION DEVICE |
| 28C17AFT-20/TS | 2K X 8 EEPROM 5V, 200 ns, PDSO28 |
| 28C17AT-15/VS | 2K X 8 EEPROM 5V, 150 ns, PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 28234-13 | 制造商:Mindspeed Technologies Inc 功能描述:RS8234EBGC ATM XBR SAR - Trays 制造商:Mindspeed Technologies 功能描述:RS8234EBGC ATM XBR SAR |
| 2823418 | 功能描述:工業(yè)繼電器 ST-REL4-HG 60/21-21 RoHS:否 制造商:TE Connectivity / Kilovac 觸點(diǎn)形式:1 Form A (SPST-NO) 觸點(diǎn)電流額定值: 線圈電壓:9 VDC to 36 VDC 線圈電阻:38 Ohms 線圈電流: 切換電壓: 安裝風(fēng)格:Panel 觸點(diǎn)材料:Silver Palladium |
| 2823421 | 功能描述:工業(yè)繼電器 ST-REL4-HG110/21-21 RoHS:否 制造商:TE Connectivity / Kilovac 觸點(diǎn)形式:1 Form A (SPST-NO) 觸點(diǎn)電流額定值: 線圈電壓:9 VDC to 36 VDC 線圈電阻:38 Ohms 線圈電流: 切換電壓: 安裝風(fēng)格:Panel 觸點(diǎn)材料:Silver Palladium |
| 282342-1 | 功能描述:汽車(chē)連接器 SPLASH PROOF CONN ASSEMBLY RoHS:否 制造商:Amphenol SINE Systems 產(chǎn)品:Contacts 系列:ATP 位置數(shù)量: 型式:Female 安裝風(fēng)格: 端接類(lèi)型: 觸點(diǎn)電鍍:Nickel |
| 2823434 | 功能描述:工業(yè)繼電器 ST-REL4-HG220/21-21 RoHS:否 制造商:TE Connectivity / Kilovac 觸點(diǎn)形式:1 Form A (SPST-NO) 觸點(diǎn)電流額定值: 線圈電壓:9 VDC to 36 VDC 線圈電阻:38 Ohms 線圈電流: 切換電壓: 安裝風(fēng)格:Panel 觸點(diǎn)材料:Silver Palladium |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。