![](http://datasheet.mmic.net.cn/370000/-PD30101_datasheet_16680756/-PD30101_18.png)
- xii -
22.2.12 KIURSTREG .................................................................................................................. 365
22.2.13 KIUENREG..................................................................................................................... 366
22.2.14 DOZEKEYINTREG......................................................................................................... 367
22.2.15 EVVOLREG.................................................................................................................... 368
22.3 REGISTER SETTING FLOW............................................................................... 369
22.3.1 Setting Flow on the KIU (To the End of DMA Transfer)................................................... 369
22.3.2 Setting Flow for Shifting to Suspend Mode (or Standby Mode with TClock Masked)...... 372
CHAPTER 23 DEBUGSIU (DEBUG SERIAL INTERFACE UNIT)....................... 373
23.1 GENERAL........................................................................................................... 373
23.2 REGISTER SET .................................................................................................. 373
23.2.1 ASIM00REG..................................................................................................................... 374
23.2.2 ASIM01REG..................................................................................................................... 375
23.2.3 RXB0RREG...................................................................................................................... 376
23.2.4 RXB0LREG...................................................................................................................... 377
23.2.5 TXS0RREG...................................................................................................................... 378
23.2.6 TXS0LREG....................................................................................................................... 379
23.2.7 ASIS0REG ....................................................................................................................... 380
23.2.8 INTR0REG....................................................................................................................... 381
23.2.9 BPRM0REG..................................................................................................................... 382
23.2.10 DSIURESETREG........................................................................................................... 383
CHAPTER 24 CPU INSTRUCTION SET DETAILS............................................ 385
24.1 INSTRUCTION CLASSES................................................................................... 385
24.2 INSTRUCTION FORMATS .................................................................................. 386
24.3 INSTRUCTION NOTATION CONVENTIONS....................................................... 387
24.3.1 Instruction Notation Examples.......................................................................................... 388
24.4 LOAD AND STORE INSTRUCTIONS.................................................................. 389
24.5 JUMP AND BRANCH INSTRUCTIONS............................................................... 390
24.6 SYSTEM CONTROL COPROCESSOR (CP0) INSTRUCTIONS.......................... 390
24.7 CPU INSTRUCTION OPCODE BIT ENCODING.................................................. 535
CHAPTER 25 V
R
4101 COPROCESSOR 0 HAZARDS....................................... 537
CHAPTER 26 PLL PASSIVE COMPONENTS................................................... 543
APPENDIX INDEX............................................................................................ 545