- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373785 > ZL50022 (Zarlink Semiconductor Inc.) Enhanced 4 K Digital Switch with Stratum 4E DPLL PDF資料下載
參數(shù)資料
| 型號(hào)： | ZL50022 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | Enhanced 4 K Digital Switch with Stratum 4E DPLL |
| 中文描述： | 增強(qiáng)為4 K數(shù)字交換與地層4E條數(shù)字鎖相環(huán) |
| 文件頁(yè)數(shù)： | 38/121頁(yè) |
| 文件大?。?/td> | 939K |
| 代理商： | ZL50022 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)當(dāng)前第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)
ZL50022
Data Sheet
38
Zarlink Semiconductor Inc.
Divided Slave mode, the output clocks and frame pulses are directly divided from CKi/FPi, while in Multiplied Slave
mode, the output clocks and frame pulses are generated from an internal high-speed clock synchronized to CKi
and FPi. Therefore, in Divided Slave mode, the output clock rates cannot exceed the CKi rate (the output data rates
are also limited as per Table 1), but in Multiplied Slave mode, all specified output clock rates and data rates are
available on CKo0-3 and STio0-31. The input data rate cannot exceed the CKi rate in either Slave modes, because
input data are always sampled directly by CKi.
By default, CKo4, CKo5 and FPo5 are not available in Slave mode, as the embedded DPLL is disabled. However,
the DPLL can be activated even in Slave mode by programming the SLV DPLLEN bit in the Control Register. When
the DPLL is enabled in Slave mode, CKo4, CKo5 and FPo5 are generated from the DPLL synchronized to one of
the REF0-3 inputs, while the other clocks, frame pulses, and input/output data are synchronized to CKi/FPi. It
basically creates two separate timing domains - one for the DPLL, and one for data switch logic. The two can be
totally asynchronous to each other. In this case the DPLL will be fully functional, including its capability of reference
monitoring.
Note that an external oscillator is required whenever the DPLL is used.
Table 7, “ZL50022 Operating Modes” on page 38 summarizes the different modes of operation available within the
ZL50022. Each Major mode has various associated Minor modes that are determined by setting the relevant Input
Control pins and Control Register bits (Table 17, “Control Register (CR) Bits” on page 53) indicated in the table.
11.1 Master Mode Operation
When the device is in Master mode, the DPLL is phase-locked to the one of four DPLL reference signals, REF0 to
REF3, which are sourced by an external 8 kHz, 1.544 MHz, 2.048 MHz, 4.096 MHz, 8.192 MHz, 16.384 MHz or
19.44 MHz signal. The on-chip DPLL also offers reference switching and monitoring, jitter attenuation, freerun and
holdover functions. In this mode, STio0 - 31 are driven by a clock generated by the DPLL, which also provides all
the output clocks (CKo0 - 5) and frame pulses (FPo0 - 3 and FPo_OFF0 - 2). One of the output clocks and frame
pulses should be looped back to CKi/FPi as reference for the input data, either by internal loopback (by setting the
CKi_LP bit high in the Control Register) or through some external loopback paths. If external loopback is used, it is
recommended that CKo2 (16.384MHz) and FPo2 (61ns pulse) are used so that all input data rates are available.
Device
Input Pins
CR Register
Output Clock Pins
Data Pins
Operating Mode
Control
Signal
Bits
Reference Lock
Enabled
Clock Source
Major
Minor
OSC_EN MODE_4M
[1:0]
OSCi
CKi
OPM
[1:0]
SLV_DPLLEN
CKi_LP
CKo0-3
CKo4-5
CKo0-3
CKo4-5
STi
STo
Master
CKi
1
00
20 MHz 4/8/16 M
00
X
0
Freerun, Holdover
or REF0-3
Yes
Yes
CKi*
Cko2
(DPLL)
Loopback
X
1
Cko2
Divided
Slave
4 M
1
11
20 MHz
4 M
01
1
X
CKi
REF0-3
Yes
CKi
CKo0-3
(CKi)
8/16 M
00
8/16 M
4 M
0
11
X
4 M
X0
0
X
No
8/16 M
00
8/16 M
Multiplied
Slave
4 M
1
11
20 MHz
4 M
11
1
CKi MULT REF0-3
Yes
CKo0-3
(CKi MULT)
8/16 M
00
8/16 M
4 M
0
11
X
4 M
X1
0
X
No
8/16 M
00
8/16 M
Legend:
X - Don’t care or not applicable.
Reference Lock - Refers to what signal the output pins are locked to:
REF0-3 = Normal Mode
Cki = Bypass. Cki is passed directly through to CKo0-3.
Cki MULT = Cki is passed through clock multiplier to CKo0-3.
* CKi must be phase aligned (edge synchronous) to CKo0-3.
Clock Source - Refers to which clock samples STi and which clock outputs STo; STi applies when STi or STio is input; STo applies when STio is output.
Table 7 - ZL50022 Operating Modes
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZL50022GAC | Enhanced 4 K Digital Switch with Stratum 4E DPLL |
| ZL50022QCC | Enhanced 4 K Digital Switch with Stratum 4E DPLL |
| ZL50023 | Enhanced 4 K Digital Switch |
| ZL50023GAC | Enhanced 4 K Digital Switch |
| ZL50023QCC | Enhanced 4 K Digital Switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZL50022_06 | 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:Enhanced 4 K Digital Switch with Stratum 4E DPLL |
| ZL50022GAC | 制造商:Microsemi Corporation 功能描述:4K WITH RATE CONVERSION AND S4 - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TDM SWITCH 4K-CH ENH 256PBGA 制造商:Microsemi Corporation 功能描述:IC TDM SWITCH 4K-CH ENH 256PBGA |
| ZL50022GAG2 | 制造商:Microsemi Corporation 功能描述:SWIT FABRIC 4K X 4K 1.8V/3.3V 256BGA - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TDM SWITCH 4K-CH ENH 256PBGA 制造商:Microsemi Corporation 功能描述:IC TDM SWITCH 4K-CH ENH 256PBGA |
| ZL50022QCC | 制造商:Microsemi Corporation 功能描述: 制造商:Microsemi Corporation 功能描述:4K WITH RATE CONVERSION AND S4E DPLL - Trays |
| ZL50022QCG1 | 制造商:Microsemi Corporation 功能描述:PB FREE 4K +RATE CONVERSION & 256L LQFP - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TDM SWITCH 4K-CH ENH 256LQFP 制造商:Microsemi Corporation 功能描述:IC TDM SWITCH 4K-CH ENH 256LQFP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。