- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373783 > ZL30121GGG (ZARLINK SEMICONDUCTOR INC) SONET/SDH Low Jitter System Synchronizer PDF資料下載
參數(shù)資料
| 型號： | ZL30121GGG |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | SONET/SDH Low Jitter System Synchronizer |
| 中文描述： | ATM/SONET/SDH SUPPORT CIRCUIT, PBGA100 |
| 封裝： | 9 X 9 MM, 0.80 MM PITCH, CABGA-100 |
| 文件頁數(shù)： | 25/30頁 |
| 文件大?。?/td> | 326K |
| 代理商： | ZL30121GGG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁
ZL30121
Data Sheet
25
Zarlink Semiconductor Inc.
44
p0_fp1_type
11
Control register to select fp1 type
R/W
45
p0_fp1_fine_offset_0
00
Bits [7:0] of the programmable frame pulse
phase offset in multiples of 1/262.144 MHz
R/W
46
p0_fp1_fine_offset_1
00
Bits [15:8] of the programmable frame pulse
phase offset in multiples of 1/262.144 MHz
R/W
47
p0_fp1_coarse_offset
00
Programmable frame pulse phase offset in
multiples of 8 kHz cycles
R/W
P1 Configuration Registers
48
p1_enable
83
Control register to enable p1_clk0, p1_clk1, the
P1 synthesizer and select the source
R/W
49
p1_run
03
Control register to generate enable/disable
p1_clk0 and p1_clk1
R/W
4A
p1_freq_0
C1
Control register for the [7:0] bits of the N of
N*8k clk0
R/W
4B
p1_freq_1
00
Control register for the [13:8] bits of the N of
N*8k clk0
R/W
4C
p1_clk0_offset90
00
Control register for the p1_clk0 phase position
coarse tuning
R/W
4D
p1_clk1_div
3F
Control register for the p1_clk1 frequency
selection
R/W
4E
p1_clk1_offset90
00
Control register for the p1_clk1 phase position
coarse tuning
R/W
4F
p1_offset_fine
00
Control register for the output/output phase
alignrment fine tuning
R/W
SDH Configuration Registers
50
sdh_enable
8F
Control register to enable sdh_clk0, sdh_clk1,
sdh_fp0, sdh_fp1 and the SDH PLL
R/W
51
sdh_run
0F
Control register to generate sdh_clk0,
sdh_clk1, sdh_fp0 and sdh_fp1
R/W
52
sdh_clk_div
42
Control register for the sdh_clk0 and sdh_clk1
frequency selection
R/W
53
sdh_clk0_offset90
00
Control register for the sdh_clk0 phase position
coarse tuning
R/W
54
sdh_clk1_offset90
00
Control register for the sdh_clk1 phase position
coarse tuning
R/W
55
sdh_offset_fine
00
Control register for the output/output phase
alignrment fine tuning for sdh path
R/W
Addr
(Hex)
Register
Name
Reset
Value
(Hex)
Description
Type
Table 5 - Register Map (continued)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ZL30122 | SONET/SDH Low Jitter Line Card Synchronizer |
| ZL30122GGG | SONET/SDH Low Jitter Line Card Synchronizer |
| ZL30406 | SONET/SDH Clock Multiplier PLL |
| ZL30406QGC | Digital Multimeter Clamp Battery Size Code:9V; Current Measuring Range:40.00/400.0A; Current Setting AC:400A; Current Setting DC:400A; Resistance Measuring Range:400 Ohm, 4000 - 40 - 400 kOhm; Voltage Measuring Range AC:600 V RoHS Compliant: NA |
| ZL30406QGC1 | SONET/SDH Clock Multiplier PLL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ZL30121GGG2 | 制造商:Microsemi Corporation 功能描述:PB FREE LOW JITTER SYSTEM SYNCHRONIZER |
| ZL30121GGG2V2 | 制造商:Microsemi Corporation 功能描述:REV 2 PB FREE LOW JITTER SYSTEM SYNCHRO 制造商:Microsemi Corporation 功能描述:REV 2 PB FREE LOW JITTER SYSTEM SYNCHRO - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC SONET/SDH SYNCH 100CABGA 制造商:Microsemi Corporation 功能描述:IC SONET/SDH SYNCH 100CABGA |
| ZL30121GGGV2 | 制造商:Microsemi Corporation 功能描述:LOW JITTER SYSTEM SYNCHRONIZER 制造商:Microsemi Corporation 功能描述:REV 2 LOW JITTER SYSTEM SYNCHRONIZER - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC SONET/SDH SYNCH 100CABGA 制造商:Microsemi Corporation 功能描述:IC SONET/SDH SYNCH 100CABGA |
| ZL30122 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:SONET/SDH Low Jitter Line Card Synchronizer |
| ZL30122GGG | 制造商:Microsemi Corporation 功能描述:LOW JITTER SYSTEM SYNCHRONIZER 制造商:Microsemi Corporation 功能描述:SONET/SDH LOW JITTER LINE CARD SYNCHRONIZER 64CABGA - Trays 制造商:Microsemi Corporation 功能描述:IC SONET/SDH SYNCH 64CABGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。