- 您現(xiàn)在的位置：買賣IC網 > PDF目錄373783 > ZL30121GGG (ZARLINK SEMICONDUCTOR INC) SONET/SDH Low Jitter System Synchronizer PDF資料下載
參數資料
| 型號： | ZL30121GGG |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 數字傳輸電路 |
| 英文描述： | SONET/SDH Low Jitter System Synchronizer |
| 中文描述： | ATM/SONET/SDH SUPPORT CIRCUIT, PBGA100 |
| 封裝： | 9 X 9 MM, 0.80 MM PITCH, CABGA-100 |
| 文件頁數： | 16/30頁 |
| 文件大?。?/td> | 326K |
| 代理商： | ZL30121GGG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
ZL30121
Data Sheet
16
Zarlink Semiconductor Inc.
All sync inputs (
sync0 to sync2
) are continuously monitored to ensure that there is a correct number of reference
clock cycles within the frame pulse period.
1.5 Output Clocks and Frame Pulses
The ZL30121 offers a wide variety of outputs including two low-jitter differential LVPECL clocks (
diff0_p/n,
diff1_p/n
), two SONET/SDH LVCMOS (
sdh_clk0, sdh_clk1
) output clocks, and four programmable LVCMOS
(
p0_clk0, p0_clk1, p1_clk0, p1_clk1
) output clocks. In addition to the clock outputs, two LVCMOS SONET/SDH
frame pulse outputs (
sdh_fp0, sdh_fp1
) and two LVCMOS programmable frame pulses (
p0_fp0, p0_fp1
) are also
available.
The feedback clock (
fb_clk
) of DPLL1 is available as an output clock. Its output frequency is always equal to
DPLL1’s selected input frequency.
The output clocks and frame pulses derived from the SONET/SDH APLL are always synchronous with DPLL1, and
the clocks and frame pulses generated from the programmable synthesizers can be synchronized to either DPLL1
or DPLL2. This allows the ZL30121 to have two independent timing paths.
Figure 6 - Output Clock Configuration
DPLL2
p0_clk0
p0_fp0
p0_clk1
p0_fp1
P0
Synthesizer
DPLL1
p1_clk0
p1_clk1
P1
Synthesizer
sdh_clk0
sdh_fp0
sdh_clk1
sdh_fp1
SONET/SDH
APLL
diff0
diff1
Feedback
Synthesizer
fb_clk
相關PDF資料 |
PDF描述 |
|---|---|
| ZL30122 | SONET/SDH Low Jitter Line Card Synchronizer |
| ZL30122GGG | SONET/SDH Low Jitter Line Card Synchronizer |
| ZL30406 | SONET/SDH Clock Multiplier PLL |
| ZL30406QGC | Digital Multimeter Clamp Battery Size Code:9V; Current Measuring Range:40.00/400.0A; Current Setting AC:400A; Current Setting DC:400A; Resistance Measuring Range:400 Ohm, 4000 - 40 - 400 kOhm; Voltage Measuring Range AC:600 V RoHS Compliant: NA |
| ZL30406QGC1 | SONET/SDH Clock Multiplier PLL |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ZL30121GGG2 | 制造商:Microsemi Corporation 功能描述:PB FREE LOW JITTER SYSTEM SYNCHRONIZER |
| ZL30121GGG2V2 | 制造商:Microsemi Corporation 功能描述:REV 2 PB FREE LOW JITTER SYSTEM SYNCHRO 制造商:Microsemi Corporation 功能描述:REV 2 PB FREE LOW JITTER SYSTEM SYNCHRO - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC SONET/SDH SYNCH 100CABGA 制造商:Microsemi Corporation 功能描述:IC SONET/SDH SYNCH 100CABGA |
| ZL30121GGGV2 | 制造商:Microsemi Corporation 功能描述:LOW JITTER SYSTEM SYNCHRONIZER 制造商:Microsemi Corporation 功能描述:REV 2 LOW JITTER SYSTEM SYNCHRONIZER - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC SONET/SDH SYNCH 100CABGA 制造商:Microsemi Corporation 功能描述:IC SONET/SDH SYNCH 100CABGA |
| ZL30122 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:SONET/SDH Low Jitter Line Card Synchronizer |
| ZL30122GGG | 制造商:Microsemi Corporation 功能描述:LOW JITTER SYSTEM SYNCHRONIZER 制造商:Microsemi Corporation 功能描述:SONET/SDH LOW JITTER LINE CARD SYNCHRONIZER 64CABGA - Trays 制造商:Microsemi Corporation 功能描述:IC SONET/SDH SYNCH 64CABGA |
發(fā)布緊急采購，3分鐘左右您將得到回復。