- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373782 > ZL10311DTV-SOC (Zarlink Semiconductor Inc.) Digital Television DVB-T-On-a-Chip Processor PDF資料下載
參數(shù)資料
| 型號： | ZL10311DTV-SOC |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | Digital Television DVB-T-On-a-Chip Processor |
| 中文描述： | 數(shù)字電視的DVB - T -上一芯片處理器 |
| 文件頁數(shù)： | 21/40頁 |
| 文件大小： | 670K |
| 代理商： | ZL10311DTV-SOC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
Data Sheet
ZL10310/ZL10311
21
Zarlink Semiconductor Inc.
6.6 Auxiliary External Bus
The ZL1031 and ZL10311 devices have an Auxiliary External Bus, which can be configured as an IDE interface to
external Hard-Disk Drives and other ATAPI devices. The Auxiliary Bus can also offer a standard interface to
external memory chips, such as Flash ROM etc. There are multiplexed functions on these pins, and included is
information on how to access these multiplexed signals. The multiplexed functions include access to the DVB
Common Interface Address Bus.
The Data and Address pins for the Auxiliary External Bus are configured as “Big Endian”. This means that Data bit
[0] and Address Bit [9] are the Most Significant Bits (MSB).
Pin Name
Pin
No.
Function
Pin
Type
Description
Notes
BI_ADDR[09]
A05
BI_ADDR[09]
(MSB)
O
Auxiliary External Bus - Address Bit 9 (MSB)
1
nBI_CS5
O
Auxiliary External Bus - Chip Select 5.
Active Low.
2
BI_ADDR[10]
A13
BI_ADDR[10]
O
Auxiliary External Bus - Address Bit 10
BI_ADDR[11]
A15
BI_ADDR[11]
O
Auxiliary External Bus - Address Bit 11
BI_ADDR[12]
C14
BI_ADDR[12]
O
Auxiliary External Bus - Address Bit 12
BI_ADDR[13]
D14
BI_ADDR[13]
O
Auxiliary External Bus - Address Bit 13
BI_ADDR[14]
B16
BI_ADDR[14]
O
Auxiliary External Bus - Address Bit 14
3
nIDE_iowr
O
IDE IO write signal. Active Low.
4
nDVB_CI_iowr
O
DVB Common Interface IO write signal
5
BI_ADDR[15]
A17
BI_ADDR[15]
O
Auxiliary External Bus - Address Bit 15
3
nIDE_iord
O
IDE IO read signal. Active Low.
4
nDVB_CI_iord
O
DVB Common Interface IO read signal
5
BI_ADDR[16]
B17
BI_ADDR[16]
O
Auxiliary External Bus - Address Bit 16
BI_ADDR[17]
A18
BI_ADDR[17]
O
Auxiliary External Bus - Address Bit 17
6
DVB_CI_A[14]
(MSB)
O
DVB Common Interface Address Bit 14
(MSB)
5
BI_ADDR[18]
C16
BI_ADDR[18]
O
Auxiliary External Bus - Address Bit 18
6
DVB_CI_A[13]
O
DVB Common Interface Address Bit 13
5
BI_ADDR[19]
B18
BI_ADDR[19]
O
Auxiliary External Bus - Address Bit 19
6
DVB_CI_A[12]
O
DVB Common Interface Address Bit 12
5
BI_ADDR[20]
D16
BI_ADDR[20]
O
Auxiliary External Bus - Address Bit 20
6
DVB_CI_A[11]
O
DVB Common Interface - Address Bit 11
5
BI_ADDR[21]
C17
BI_ADDR[21]
O
Auxiliary External Bus - Address Bit 21
6
DVB_CI_A[10]
O
DVB Common Interface - Address Bit 10
5
相關PDF資料 |
PDF描述 |
|---|---|
| ZL10312QCF | Satellite Demodulator |
| ZL10312QCG | Satellite Demodulator |
| ZL10312QCG1 | Satellite Demodulator |
| ZL10312UBH | Satellite Demodulator |
| ZL10312 | Satellite Demodulator |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ZL10311GAC | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Digital Television DVB-T-On-a-Chip Processor |
| ZL10312 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Satellite Demodulator |
| ZL10312QCF | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Satellite Demodulator |
| ZL10312QCG | 制造商:Microsemi Corporation 功能描述: |
| ZL10312QCG1 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Satellite Demodulator |
發(fā)布緊急采購，3分鐘左右您將得到回復。