參數(shù)資料
型號(hào)： Z8018520FSC
廠商： ZILOG INC
元件分類： 微控制器/微處理器
英文描述： SMART PERIPHERAL CONTROLLERS
中文描述： MICROCONTROLLER, PQFP100
封裝： PLASTIC, QFP-100
文件頁(yè)數(shù)： 54/95頁(yè)
文件大?。?/td> 484K
代理商： Z8018520FSC
54
P R E L I M I N A R Y
Z80185/Z80195
S
MART
P
ERIPHERAL
C
ONTROLLERS
DS971850301
Zilog
Bit 7.
Clock Divide Select.Bit 7 of the CCR allows the
programmer to set the internal clock to divide the external
clock by two if the bit is 0 and divide-by-one if the bit is 1.
Upon reset, this bit is set to 0 and the part is in
divide-by-two mode. Since the on-board oscillator is not
guaranteed to operate above 20 MHz, an external source
must be used to achieve the maximum 33 MHz operation
of the device, such as an external clock at 66 MHz with 50
percent duty cycle.
If an external oscillator is used in divide-by-one mode, the
minimum pulse width requirement must be satisfied.
Bits 6 and 3.
STANDBY/IDLE Enable.These two bits are
used for enabling/disabling the IDLE and STANDBY mode.
Setting D6, D3 to 0 and 1, respectively, enables the IDLE
mode. In the IDLE mode, the clock oscillator is kept
oscillating but the clock to the rest of the internal circuit,
including the CLKOUT, is stopped. The Z8S180 enters
IDLE mode after fetching the second opcode of a SLEEP
instruction, if the I/O STOP bit is set.
Setting D6, D3 to 1 and 0, respectively, enables the
STANDBY mode. In the STANDBY mode, the clock oscil-
lator is stopped completely. The Z8S180 enters STANDBY
after fetching the second opcode of a SLEEP instruction,
if the I/O STOP bit is set.
Setting D6, D3 to 1 and 1, respectively, enables the
STANDBY-QUICK RECOVERY mode. In this mode, its
operations are identical to STANDBY except that the clock
recovery is reduced to 64 clock cycles after the exit
conditions are gathered. Similarly, in STANDBY mode, the
Z8S180 enters STANDBY after fetching the second opcode
of a SLEEP instruction, if the I/O STOP bit is set.
Bit 5.
BREXT.This bit controls the ability of the Z8S180 to
honor a bus request during STANDBY mode. If this bit is
set to 1 and the part is in STANDBY mode, a BUSREQ is
honored after the clock stabilization timer is timed out.
Bit 4.
LNPHI.This bit controls the drive capability on the
PHI Clock output. If this bit is set to 1, the PHI Clock output
is reduced to 33 percent of its drive capability.
Bit 2.
LNIO.This bit controls the drive capability of certain
external I/O pins on the Z8S180. When this bit is set to 1,
the output drive capability of the following pins is reduced
to 33 percent of the original drive capability:
/RTS0/TXS
CKA1
CKA0
TXA0
TXA1
TOUT
Bit 1.
LNCPUCTL.This bit controls the drive capability of
the CPU Control pins. When this bit is set to 1, the output
drive capability of the following pins is reduced to 33
percent of the original drive capability:
/BUSACK
/RD
/WR
/M1
/MREQ
/IORQ
/RFSH
/HALT
ST
Bit 0.
LNAD/DATA.This bit controls the drive capability of
the Address/Data bus output drivers. If this bit is set to 1,
the output drive capability of the Address and Data bus
output is reduced to 33 percent of its original drive capa-
bility.
相關(guān)PDF資料
PDF描述
Z80195 SMART PERIPHERAL CONTROLLERS
Z8019520FSC SMART PERIPHERAL CONTROLLERS
Z8018933FSC GENERAL-PURPOSE EMBEDDED CONTROLLERS
Z8L189 GENERAL-PURPOSE EMBEDDED CONTROLLERS
Z8L18920ASC GENERAL-PURPOSE EMBEDDED CONTROLLERS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
Z8018533FSC 制造商:ZILOG 制造商全稱:ZILOG 功能描述:SMART PERIPHERAL CONTROLLERS
Z80189 制造商:ZILOG 制造商全稱:ZILOG 功能描述:Z8018x Family MPU
Z8018933ASC 制造商:ZILOG 制造商全稱:ZILOG 功能描述:GENERAL-PURPOSE EMBEDDED CONTROLLERS
Z8018933FSC 制造商:ZILOG 制造商全稱:ZILOG 功能描述:GENERAL-PURPOSE EMBEDDED CONTROLLERS
Z8018X 制造商:ZILOG 制造商全稱:ZILOG 功能描述:Family MPU
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*