- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11763 > XRT94L31IB (Exar Corporation)IC MAPPER DS3/E3/STS-1 504TBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | XRT94L31IB |
| 廠商： | Exar Corporation |
| 文件頁(yè)數(shù)： | 68/133頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC MAPPER DS3/E3/STS-1 504TBGA |
| 標(biāo)準(zhǔn)包裝： | 24 |
| 應(yīng)用： | 網(wǎng)絡(luò)切換 |
| 接口： | 總線 |
| 電源電壓： | 3.14 V ~ 3.47 V |
| 封裝/外殼： | 504-LBGA |
| 供應(yīng)商設(shè)備封裝： | 504-TBGA（35x35） |
| 包裝： | 托盤 |
| 安裝類型： | 表面貼裝 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)當(dāng)前第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)
XRT94L31
4
3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC
REV. 1.0.1
AD20
AC19
AE22
AG24
AE21
AD19
AF23
AE20
PDATA_0
PDATA_1
PDATA_2
PDATA_3
PDATA_4
PDATA_5
PDATA_6
PDATA_7
I/O
TTL
Bi-Directional Data Bus pins (Microprocessor Interface):
These pins are used to drive and receive data over the bi-directional
data bus, whenever the Microprocessor performs READ and WRITE
operations with the Microprocessor Interface of the XRT94L31.
AF22
PWR_L/R/W*
I
TTL
Write Strobe/Read-Write Operation Identifier:
The function of this input pin depends upon which mode the Micropro-
cessor Interface has been configured to operate in, as described below.
Intel-Asynchronous Mode - WR* - Write Strobe Input:
If the Microprocessor Interface is configured to operate in the Intel-Asyn-
chronous Mode, then this input pin functions as the WR* (Active-Low
WRITE Strobe) input signal from the Microprocessor. Once this active-
low signal is asserted, then the input buffers (associated with the Bi-
Directional Data Bus pins, D[7:0]) will be enabled. The Microprocessor
Interface will latch the contents on the Bi-Directional Data Bus (into the
target register or address location, within the XRT94L31) upon the rising
of this input.
Motorola-Asynchronous Mode - R/W* - Read/Write Operation Identi-
fication Input Pin:
If the Microprocessor Interface is operating in the Motorola-Asynchro-
nous Mode, then this pin is functionally equivalent to the R/W* input pin.
In the Motorola Mode, a READ operation occurs if this pin is held at a
logic 1, coincident to a falling edge of the RD/DS* (Data Strobe) input
pin.
PowerPC 403 Mode - R/W* - Read/Write Operation Identification
Input:
If the Microprocessor Interface is configured to operate in the PowerPC
403 Mode, then this input pin will function as the Read/Write Operation
Identification input pin.
Anytime the Microprocessor Interface samples this input signal at a logic
"Low" (while also sampling the CS* input pin "Low") upon the rising edge
of PCLK, then the Microprocessor Interface will (upon the very same ris-
ing edge of PCLK) latch the contents of the Address Bus (A]14:0]) into
the Microprocessor Interface circuitry, in preparation for this forthcoming
READ operation. At some point (later in this READ operation) the Micro-
processor will also assert the DBEN*/OE* input pin, and the Micropro-
cessor Interface will then place the contents of the target register (or
address location within the XRT94L31) upon the Bi-Directional Dat Bus
pins (D[7:0]), where it can be read by the Microprocessor.
Anytime the Microprocessor Interface samples this input signal at a logic
"High" (while also sampling the CS* input pin at a logic "Low") upon the
rising edge of PCLK, then the Microprocessor Interface will (upon the
very same rising edge of PCLK) latch the contents of the Address Bus
(A[14:0]) into the Microprocessor Interface circuitry, in preparation for the
forthcoming WRITE operation. At some point (later in this WRITE oper-
ation) the Microprocessor will also assert the RD*/DS*/WE* input pin,
and the Microprocessor Interface will then latch the contents of the Bi-
Directional Data Bus (D[7:0]) into the contents of the target register or
buffer location (within the XRT94L31).
PIN DESCRIPTION OF THE XRT94L31 (REV. B)
PIN #
SIGNAL NAME
I/O
TYPE
DESCRIPTION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 413985-1 | CONN PLUG SMB RG-174 STR GOLD |
| VI-B4P-IW-F1 | CONVERTER MOD DC/DC 13.8V 100W |
| 413589-9 | CONN PLUG BNC RG-59 CRIMP GOLD |
| MS27473T20B1PB | CONN PLUG 79POS STRAIGHT W/PINS |
| 1408149-3 | CONN MMCX PLUG RT ANG RD-316 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT94L31IB-F | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Demapper RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT94L31IB-L | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Mapper / Demapper RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT94L33 | 制造商:EXAR 制造商全稱:EXAR 功能描述:-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER - SONET REGISTERS |
| XRT94L33_06 | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC DATA SHEET |
| XRT94L33_07 | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER - ATM REGISTERS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。