![](http://datasheet.mmic.net.cn/Exar-Corporation/XRT94L31IB-L_datasheet_100162/XRT94L31IB-L_99.png)
XRT94L31
99
REV. 1.0.1
3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC
NOTE: The values for t0 through t7 can be found in
NOTE: Test Conditions: TA = 25°C, VCC = 3.3V±5% and 2.5V±5%, unless otherwise specified.
FIGURE 5. ASYNCHRONOUS MODE 2 - MOTOROLA (68K) PROGRAMMED I/O TIMING (READ CYCLE)
TABLE 4: TIMING INFORMATION FOR THE MICROPROCESSOR INTERFACE WHEN CONFIGURED TO OPERATE IN THE
MOTOROLA (68K) ASYNCHRONOUS MODE
TIMING
DESCRIPTION
MIN.
TYP.
MAX
UNITS
t0
Address setup time to pALE low
6
-
ns
t1
Address hold time to pALE high
6
-
ns
t2
Data setup time to pDS_L low
0
-
ns
t3
Data hold time to pDS_L low
160
-
ns
t4
pDS_L high to pRDY_L high (Write Cycle)
-
16
ns
t5
pRDY_L low to Data valid
-
15
ns
t6
pDS_L high to pRDY_L high (Read Cycle)
-
16
ns
t7
pRDY_L high to Data invalid
3
-
ns
Data
CS
ALE_AS
A[6:0]
D[7:0]
RD_DS
WR_R/W
RDY_DTACK
t
6
t
7
Address
t
0
t
1
t
5