REV. 1.0.1 AC9 RxE1F1E2 O CMOS Receive - Order-Wire Output Port - Output Pin: This " />
參數(shù)資料
型號(hào): XRT94L31IB
廠商: Exar Corporation
文件頁(yè)數(shù): 117/133頁(yè)
文件大小: 0K
描述: IC MAPPER DS3/E3/STS-1 504TBGA
標(biāo)準(zhǔn)包裝: 24
應(yīng)用: 網(wǎng)絡(luò)切換
接口: 總線
電源電壓: 3.14 V ~ 3.47 V
封裝/外殼: 504-LBGA
供應(yīng)商設(shè)備封裝: 504-TBGA(35x35)
包裝: 托盤(pán)
安裝類(lèi)型: 表面貼裝
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)當(dāng)前第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)
XRT94L31
84
3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC
REV. 1.0.1
AC9
RxE1F1E2
O
CMOS
Receive - Order-Wire Output Port - Output Pin:
This output pin, along with RxE1F1E2Val, RxE1F1F2FP, and the RxTO-
HClk output pins function as the Receive Order-Wire Output Port of the
XRT94L31.
This pin outputs the contents of the Order-Wire bytes (e.g., the E1, F1
and E2 bytes) within the incoming STS-3 data-stream.
The Receive Order-Wire Output port will pulse the RxE1F1E2FP output
pin "High" (for one period of RxTOHClk) coincident to when the very first
bit (of the E1 byte) is being output via the RxE1F1E2 output pin. Addi-
tionally, the Receive Order-Wire Output port will also assert the
RxE1F1E2Val output pin, in order to indicate that the data, residing on
the RxE1F1E2 output pin is valid Order-Wire byte.
The Receive Order-Wire output port will update the RxE1F1E2Val, the
RxE1F1E2FP and the RxE1F1E2 output pins upon the falling edge of
the RxTOHClk output pin.
The Receive Order-Wire circuitry that is interfaced to this output pin, and
the RxE1F1E2Val, the RxE1F1E2 and the RxTOHClk pins is suppose to
do the following.
It should continuously sample and monitor the state of the RxE1F1E2Val
and RxE1F1E2FP output pins upon the rising edge of RxTOHClk.
Anytime the Order-wire circuitry samples the RxE1F1E2Val and
RxE1F1E2FP output pins "High", it should begin to sample and latch the
contents of this output pin (as a valid Order-Wire bit) into the Order-Wire
circuitry.
The Order-Wire circuitry should continue to sample and latch the con-
tents of the output pin until the RxE1F2E2Val output pin is sampled
"Low".
AC8
RxSDCC
O
CMOS
Receive - Section DCC Output Port - Output Pin:
This output pin, along with RxSDCCVAL and the RxTOHClk output pins
function as the Receive Section DCC output port of the XRT94L31.
This pin outputs the contents of the Section DCC (e.g., the D1, D2 and
D3 bytes), within the incoming STS-3 data-stream.
The Receive Section DCC Output port will assert the RxSDCCVAL out-
put pin, in order to indicate that the data, residing on the RxSDCC output
pin is a valid Section DCC byte. The Receive Section DCC output port
will update the RxSDCCVAL and the RxSDCC output pins upon the fall-
ing edge of the RxTOHClk output pin.
The Section DCC HDLC circuitry that is interfaced to this output pin, the
RxSDCCVAL and the RxTOHClk pins is suppose to do the following.
It should continuously sample and monitor the state of the RxSDCCVAL
output pin upon the rising edge of RxTOHClk.
Anytime the Section DCC HDLC circuitry samples the RxSDCCVAL out-
put pin "High", it should sample and latch the contents of this output pin
(as a valid Section DCC bit) into the Section DCC HDLC circuitry.
PIN DESCRIPTION OF THE XRT94L31 (REV. B)
PIN #
SIGNAL NAME
I/O
TYPE
DESCRIPTION
相關(guān)PDF資料
PDF描述
413985-1 CONN PLUG SMB RG-174 STR GOLD
VI-B4P-IW-F1 CONVERTER MOD DC/DC 13.8V 100W
413589-9 CONN PLUG BNC RG-59 CRIMP GOLD
MS27473T20B1PB CONN PLUG 79POS STRAIGHT W/PINS
1408149-3 CONN MMCX PLUG RT ANG RD-316
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT94L31IB-F 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Demapper RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
XRT94L31IB-L 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Mapper / Demapper RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
XRT94L33 制造商:EXAR 制造商全稱(chēng):EXAR 功能描述:-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER - SONET REGISTERS
XRT94L33_06 制造商:EXAR 制造商全稱(chēng):EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC DATA SHEET
XRT94L33_07 制造商:EXAR 制造商全稱(chēng):EXAR 功能描述:3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER - ATM REGISTERS