- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376461 > XRT73LC00AIV (EXAR CORP) E3/DS3/STS-1 LINE INTERFACE UNIT PDF資料下載
參數(shù)資料
| 型號： | XRT73LC00AIV |
| 廠商： | EXAR CORP |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | E3/DS3/STS-1 LINE INTERFACE UNIT |
| 中文描述： | DATACOM, PCM TRANSCEIVER, PQFP44 |
| 封裝： | 10 X 10 MM, 1.40 MM HEIGHT, TQFP-44 |
| 文件頁數(shù)： | 34/53頁 |
| 文件大小： | 376K |
| 代理商： | XRT73LC00AIV |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
XRT73LC00A
E3/DS3/STS-1 LINE INTERFACE UNIT
REV. P1.0.0
xr
PRELIMINARY
31
N
OTES
:
1. If the Receive Equalizer block is turned ON in a
given Receive Section that is receiving a line signal
over short cable length, there is the risk of over-
equalizing the received line signal which could
degrade performance by increasing the amount of
jitter that exists in the recovered data and clock sig-
nals or by creating bit-errors.
2. The Receive Equalizer has been designed to
counter the frequency-dependent cable loss that a
line signal experiences as it travels from the Trans-
mitting Terminal to the Receiving Terminal. How-
ever, Receive Equalizer was not designed to
counter flat loss where all of the Fourier frequency
components in the line signal are subject to the
same amount of attenuation. Flat loss is handled
by the AGC block.
The Receive Equalizer block can be disabled setting
the REQDIS input pin “High” when operating in the
Hardware Mode or writing a "1" to the REQDIS bit-
field in Command Register CR2 when operating the
XRT73LC00A in the HOST Mode.
3.3
After the incoming line signal has passed through the
Receive Equalizer, it is routed to the Slicer block. The
purpose of the Slicer is to quantify a given bit-period
or symbol within the incoming line signal as either a
“1” or a “0”.
3.4
C
LOCK
R
ECOVERY
PLL
The output of the Slicer, which is now Dual-Rail digital
pulses, is routed to the Clock Recovery PLL. The
purpose of the Clock Recovery PLL is to track the in-
coming Dual-Rail data stream and to derive and gen-
erate a recovered clock signal.
It is important to note that the Clock Recovery PLL re-
quires a line rate clock signal at the EXCLK input pin.
The Clock Recovery PLL operates in one of two
modes:
The Training Mode.
The Data/Clock Recovery Mode
1. The Training Mode
If the XRT73LC00A is not receiving a line signal via
the RTIP and RRING input pins or if the frequency dif-
P
EAK
D
ETECTOR
AND
S
LICER
ference between the line signal and that applied via
the EXCLK input pin exceeds 0.5%, then the
XRT73LC00A LIU IC is operating in the Training
Mode. When the LIU is operating in the Training
Mode it does the following:
A.
declares a Loss of Lock indication by toggling the
RLOL output pin “High” and
B.
outputs a clock signal via the RCLK1 and RCLK2
output pins which is derived from the signal ap-
plied to the EXCLK input pin.
2. The Data/Clock Recovery Mode
If the frequency difference between the line signal
and that applied via the EXCLK input pin is less than
0.5%, the XRT73LC00A LIU IC is operating in the Da-
ta/Clock Recovery Mode. In this mode, the Clock Re-
covery PLL is locked onto the line signal via the RTIP
and RRING input pins.
3.5
T
HE
HDB3/B3ZS D
ECODER
The Remote Transmitting Terminal typically encodes
the line signal into some sort of Zero Suppression
Line Code (e.g., HDB3 for E3 and B3ZS for DS3 and
STS-1). The purpose of this encoding activity was to
aid in the Clock Recovery process of this data in the
Near-End Receiving Terminal. Once the data has
made it across the E3, DS3 or STS-1 Transport Medi-
um and has been recovered by the Clock Recovery
PLL, it is now necessary to restore the original con-
tent of the data. The purpose of the HDB3/B3ZS De-
coding block is to restore the data transmitted over
the E3, DS3 or STS-1 line to its original content prior
to Zero Suppression encoding.
3.5.1
B3ZS Decoding DS3/STS-1 Applications
If the XRT73LC00A is configured to operate in the
DS3 or STS-1 Modes, then the HDB3/B3ZS Decod-
ing Block performs B3ZS Decoding. When the De-
coder is operating in this mode it parses through the
incoming Dual-Rail data and checks for the occur-
rence of either a “00V” or a “B0V” pattern. If the
B3ZS Decoder detects this particular pattern it substi-
tutes these bits with a “000” pattern.
N
OTE
:
If the B3ZS Decoder detects any bipolar violations
that is not in accordance with the”B3ZS Line Code” format,
or if the B3ZS Decoder detects a string of 3 (or more) con-
secutive “0’s” in the incoming line signal, then the B3ZS
Decoder flags this event as a Line Code Violation by puls-
ing the LCV output pin “High”.
Figure 20 illustrates the B3ZS Decoder at work with
two separate Zero Suppression patterns in the in-
coming Dual-Rail Data Stream.
COMMAND REGISTER CR2 (ADDRESS = 0X02)
D4
D3
D2
D1
D0
Reserved
ENDECDIS ALOSDIS DLOSDIS REQDIS
X
X
X
X
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT73LC03A | 3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT |
| XRT73LC03AIV | 3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT |
| XRT73LC04A | 4 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT |
| XRT73LC04AIV | 4 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT |
| XRT73R06 | SIX CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT73LC00AIV-F | 功能描述:外圍驅(qū)動器與原件 - PCI 1-Ch DS3, E3, SONET RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| XRT73LC00AIVTR | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT73LC00AIVTR-F | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT73LC00IV | 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT73LC03A | 制造商:EXAR 制造商全稱:EXAR 功能描述:3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。