Spartan-3 FPGA Family: DC and Switching Characteristics
DS099 (v3.1) June 27, 2013
Product Specification
60
Table 30: Power Voltage Ramp Time Requirements
Symbol
Description
Device
Package
Min
Max
Units
TCCO
VCCO ramp time for all eight banks
All
–N/A
TCCINT
VCCINT ramp time, only if VCCINT is last in
three-rail power-on sequence
All
No limit
N/A
Notes:
1.
If a limit exists, this specification is based on characterization.
2.
The ramp time is measured from 10% to 90% of the full nominal voltage swing for all I/O standards.
3.
4.
XC3S400 devices in QFP packages, and limited to 0.6 ms for the XC3S200, XC3S400, XC3S1500, and XC3S4000 devices in the FT and
FG packages.
5.
Table 31: Power Voltage Levels Necessary for Preserving RAM Contents
Symbol
Description
Min
Units
VDRINT
VCCINT level required to retain RAM data
1.0
V
VDRAUX
VCCAUX level required to retain RAM data
2.0
V
Notes:
1.
RAM contents include data stored in CMOS configuration latches.
2.
The level of the VCCO supply has no effect on data retention.
3.
If a brown-out condition occurs where VCCAUX or VCCINT drops below the retention voltage, then VCCAUX or VCCINT must drop below the
minimum power-on reset voltage indicated in
Table 29 in order to clear out the device configuration content.
Table 32: General Recommended Operating Conditions
Symbol
Description
Min
Nom
Max
Units
TJ
Junction temperature
Commercial
0
25
85
°C
Industrial
–40
25
100
°C
VCCINT
Internal supply voltage
1.140
1.200
1.260
V
Output driver supply voltage
1.140
–
3.465
V
VCCAUX
Auxiliary supply voltage
2.375
2.500
2.625
V
ΔVCCAUX(2) Voltage variance on VCCAUX when using a DCM –
–10
mV/ms
Voltage applied to all User I/O pins and
Dual-Purpose pins relative to GND
(4)(6)VCCO = 3.3V, IO
–0.3
–3.75
V
–0.3
–3.75
V
VCCO ≤ 2.5V, IO
–0.3
V
–0.3
V
Voltage applied to all Dedicated pins relative to GN
D(5)–0.3
V
Notes:
1.
The VCCO range given here spans the lowest and highest operating voltages of all supported I/O standards. The recommended VCCO range
specific to each of the single-ended I/O standards is given in
Table 35, and that specific to the differential standards is given in
Table 37.2.
Only during DCM operation is it recommended that the rate of change of VCCAUX not exceed 10 mV/ms.
3.
Input voltages outside the recommended range are permissible provided that the IIK input diode clamp diode rating is met. Refer to Table 28. 4.
Each of the User I/O and Dual-Purpose pins is associated with one of the VCCO rails. Meeting the VIN limit ensures that the internal diode
junctions that exist between these pins and their associated VCCO and GND rails do not turn on. The absolute maximum rating is provided
5.
All Dedicated pins (PROG_B, DONE, TCK, TDI, TDO, and TMS) draw power from the VCCAUX rail (2.5V). Meeting the VIN max limit ensures
that the internal diode junctions that exist between each of these pins and the VCCAUX and GND rails do not turn on.
6.
See
XAPP459, Eliminating I/O Coupling Effects when Interfacing Large-Swing Single-Ended Signals to User I/O Pins on Spartan-3
Generation FPGAs.
7.
For single-ended signals that are placed on a differential-capable I/O, VIN of –0.2V to –0.3V is supported but can cause increased leakage
between the two pins. See the Parasitic Leakage section in
UG331, Spartan-3 Generation FPGA User Guide.