- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372527 > X1209 Real Time Clock/Calendar with Event/Timestamp Detection & Alarms(帶有事件/時間標(biāo)記檢測與報警功能的實(shí)時時鐘/日歷) PDF資料下載
參數(shù)資料
| 型號： | X1209 |
| 英文描述： | Real Time Clock/Calendar with Event/Timestamp Detection & Alarms(帶有事件/時間標(biāo)記檢測與報警功能的實(shí)時時鐘/日歷) |
| 中文描述： | 實(shí)時時鐘/日歷的事件/時間戳檢測 |
| 文件頁數(shù)： | 19/27頁 |
| 文件大?。?/td> | 511K |
| 代理商： | X1209 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
19 of 27
REV 3.0 2/11/04
www.xicor.com
Preliminary Information
X1209
SERIAL COMMUNICATION
Interface Conventions
The device supports a bidirectional bus oriented proto-
col. The protocol defines any device that sends data
onto the bus as a transmitter, and the receiving device
as the receiver. The device controlling the transfer is
called the master and the device being controlled is
called the slave. The master always initiates data
transfers, and provides the clock for both transmit and
receive operations. Therefore, the devices in this family
operate as slaves in all applications.
Clock and Data
Data states on the SDA line can change only during
SCL LOW. SDA state changes during SCL HIGH are
reserved for indicating start and stop conditions. See
Figure 3.
Start Condition
All commands are preceded by the start condition,
which is a HIGH to LOW transition of SDA when SCL is
HIGH. The device continuously monitors the SDA and
SCL lines for the start condition and will not respond to
any command until this condition has been met. See
Figure 4.
Stop Condition
All communications must be terminated by a stop con-
dition, which is a LOW to HIGH transition of SDA when
SCL is HIGH. The stop condition is also used to place
the device into the Standby power mode after a read
sequence. A stop condition can only be issued after
the transmitting device has released the bus. See Fig-
ure 4.
Acknowledge
Acknowledge is a software convention used to indicate
successful data transfer. The transmitting device, either
master or slave, will release the bus after transmitting
eight bits. During the ninth clock cycle, the receiver will
pull the SDA line LOW to acknowledge that it received
the eight bits of data. Refer to Figure 5.
The device will respond with an acknowledge after rec-
ognition of a start condition and if the correct Device
Identifier and Select bits are contained in the Slave
Address Byte. If a write operation is selected, the
device will respond with an acknowledge after the
receipt of each subsequent eight bit word. The device
will acknowledge all incoming data and address bytes,
except for:
– The Slave Address Byte when the Device Identifier
and/or Select bits are incorrect
– All Data Bytes of a write when the WRTC in the Write
Protect Register is LOW
– The 2nd Data Byte of a Status Register Write
Operation (only 1 data byte is allowed)
Figure 3. Valid Data Changes on the SDA Bus
Figure 4. Valid Start and Stop Conditions
SCL
SDA
Data Stable
Data Change
Data Stable
SCL
SDA
Start
Stop
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X1226(中文) | Real Time Clock/Calendar with Output Frequency and EEPROM(實(shí)時時鐘/日歷，帶輸出頻率和EEPROM) |
| X1226 | Real Time Clock/Calendar with EEPROM |
| X1226S8 | Real Time Clock/Calendar with EEPROM |
| X1226S8I | Real Time Clock/Calendar with EEPROM |
| X1226V8 | Real Time Clock/Calendar with EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X1210MKX7R8BB564 | 制造商:Yageo / Phycomp 功能描述:0.56uF 25V SM CAP-X2Y FILTER 1210 X7R 20% Ni Barr w/100% Tin - free partial T/R at 500. |
| X121198-ISD | 制造商:Honeywell Sensing and Control 功能描述:RESISTIVE & OPTICAL |
| X-1214-1 | 制造商:Pulse Electronics Corporation 功能描述:DATA BUS - Rail/Tube |
| X-1215-1 | 制造商:Pulse Electronics Corporation 功能描述:DATA BUS - Rail/Tube |
| X121770-ISD | 制造商:Honeywell Sensing and Control 功能描述:RESISTIVE & OPTICAL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。