- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361881 > WM8773 (Wolfson Microelectronics) 24-bit, 96kHz ADC with 8 Channel I/P Multiplexer PDF資料下載
參數(shù)資料
| 型號： | WM8773 |
| 廠商： | Wolfson Microelectronics |
| 元件分類： | ADC |
| 英文描述： | 24-bit, 96kHz ADC with 8 Channel I/P Multiplexer |
| 中文描述： | 24位，96kHz的ADC，具有8通道I /頁復(fù)用器 |
| 文件頁數(shù)： | 23/30頁 |
| 文件大?。?/td> | 270K |
| 代理商： | WM8773 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
Product Preview
WM8773
PP Rev 1.0 June 2002
23
REGISTER
ADDRESS
10100
Mute
BIT
LABEL
DEFAULT
DESCRIPTION
5
RECEN
0
REC Output Enable
0 : REC output muted
1: REC output enabled
Interface format select
00: right justified mode
01: left justified mode
10: I
2
S mode
11: DSP mode
ADCLRC Polarity or DSP Early/Late mode select
Left Justified / Right Justified /
I
S
0: Standard ADCLRC Polarity
1: Inverted ADCLRC Polarity
BITCLK Polarity
0: Normal - ADCLRC sampled on rising edge of BCLK;
DOUT changes on falling edge of BCLK.
1: Inverted - ADCLRC sampled on falling edge of BCLK;
DOUT changes on rising edge of BCLK.
Input Word Length
00: 16-bit Mode
01: 20-bit Mode
10: 24-bit Mode
11: 32-bit Mode (not supported in right justified mode)
ADC Highpass Filter Disable:
0: Highpass Filter enabled
1: Highpass Filter disabled
Master Mode MCLK:ADCLRC ratio select:
010: 256fs
011: 384fs
100: 512fs
ADC oversample rate select
0: 128x oversampling
1: 64x oversampling
Maser/Slave interface mode select
0: Slave Mode
–
ADCLRC and BCLK are inputs
1: Master Mode
–
ADCLRC and BCLK are outputs
Chip Powerdown Control (works in together with ADCD)
0: All circuits running, outputs are active
1: All circuits in power save mode, outputs muted
ADC powerdown:
0: ADC enabled
1: ADC disabled
Attenuation data for left channel ADC gain in 1dB steps
1:0
FMT[1:0]
10
2
LRP
0
DSP Mode
0: Early DSP mode
1: Late DSP mode
3
BCP
0
5:4
WL[1:0]
10
10110
Interface
Control
8
ADCHPD
0
2:0
ADCRATE[2:0]
010
3
ADCOSR
0
10111
Master Mode
control
8
MS
0
0
PWDN
0
11000
Powerdown
Control
1
ADCD
1
4:0
LAG[4:0]
01100
(0dB)
0
5
MUTE
Mute for Left channel ADC:
0: Mute off
1: Mute on
Setting LRBOTH will write the same gain value to LAG[4:0] and
RAG[4:0]
Mute for Left and Right channel ADC:
0: Mute off
1: Mute on
6
LRBOTH
0
11001
Attenuation
ADCL
7
ADCMUTE
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WM8782 | 24-Bit, 192kHz Stereo ADC |
| WM8782SEDS | 24-Bit, 192kHz Stereo ADC |
| WM8951LGEFL | STEREO ADC WITH MICROPHONE INPUT AND CLOCK GENERATOR |
| WM8951L | STEREO ADC WITH MICROPHONE INPUT AND CLOCK GENERATOR |
| WM9703 | TVS UNIDIRECT 400W 22V SMA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| WM8774 | 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:24 - bit, 192kHz 8 - Channel Input Stereo Codec |
| WM8774IFT | 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:24 - bit, 192kHz 8 - Channel Input Stereo Codec |
| WM8774IFV | 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:24 - bit, 192kHz 8 - Channel Input Stereo Codec |
| WM8775 | 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:24-bit, 96kHz ADC with 4 Channel I/P Multiplexer |
| WM8775_06 | 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:24-bit, 96kHz ADC with 4 Channel I/P Multiplexer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。