- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361881 > WM8773 (Wolfson Microelectronics) 24-bit, 96kHz ADC with 8 Channel I/P Multiplexer PDF資料下載
參數(shù)資料
| 型號(hào)： | WM8773 |
| 廠商： | Wolfson Microelectronics |
| 元件分類： | ADC |
| 英文描述： | 24-bit, 96kHz ADC with 8 Channel I/P Multiplexer |
| 中文描述： | 24位，96kHz的ADC，具有8通道I /頁復(fù)用器 |
| 文件頁數(shù)： | 19/30頁 |
| 文件大?。?/td> | 270K |
| 代理商： | WM8773 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
Product Preview
WM8773
PP Rev 1.0 June 2002
19
Control bit MS selects between audio interface Master and Slave Modes. In Master mode ADCLRC
and BCLK are outputs and are generated by the WM8773. In Slave mode ADCLRC and BCLK are
inputs to WM8773.
REGISTER ADDRESS
10111
Interface Control
BIT
8
LABEL
MS
DEFAULT
0
DESCRIPTION
Audio Interface Master/Slave Mode
select:
0 : Slave Mode
1: Master Mode
MASTER MODE ADCLRC FREQUENCY SELECT
In Master mode the WM8773 generates ADCLRC and BCLK. These clocks are derived from master
clock and the ratio of MCLK to ADCLRC and are set by ADCRATE.
REGISTER ADDRESS
0111 ADCLRC frequency
select
BIT
2:0
LABEL
DEFAULT
010
DESCRIPTION
ADCRATE[2:0]
Master Mode MCLK:ADCLRC
ratio select:
010: 256fs
011: 384fs
100: 512fs
101: 768fs
ADC OVERSAMPLING RATE SELECT
For ADC operation at 96kHz it is recommended that the user set the ADCOSR bit. This changes the
ADC signal processing oversample rate to 64fs.
REGISTER ADDRESS
10111
ADC Oversampling Rate
BIT
3
LABEL
ADCOSR
DEFAULT
0
DESCRIPTION
ADC oversampling rate select
0: 128x oversampling
1: 64x oversampling
MUTE MODES
Each ADC channel has an individual mute control bit, which mutes the input to the ADC. In addition
both channels may be muted by setting ADCMUTE.
REGISTER ADDRESS
11001
ADC Mute
BIT
7
LABEL
ADCMUTE
DEFAULT
0
DESCRIPTION
ADC MUTE Left and Right
0 : Normal Operation
1: mute ADC left and ADC
right
ADC Mute select
0 : Normal Operation
1: mute ADC left
ADC Mute select
0 : Normal Operation
1: mute ADC right
11001
ADC Mute Left
5
MUTE
0
11010
ADC Mute Right
5
MUTE
0
The Record outputs may be enabled by setting RECEN, where RECEN enables the RECL and
RECR outputs.
REGISTER ADDRESS
10100
REC Enable
BIT
5
LABEL
RECEN
DEFAULT
0
DESCRIPTION
REC Output Enable
0 : REC output muted
1: REC output enabled
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WM8782 | 24-Bit, 192kHz Stereo ADC |
| WM8782SEDS | 24-Bit, 192kHz Stereo ADC |
| WM8951LGEFL | STEREO ADC WITH MICROPHONE INPUT AND CLOCK GENERATOR |
| WM8951L | STEREO ADC WITH MICROPHONE INPUT AND CLOCK GENERATOR |
| WM9703 | TVS UNIDIRECT 400W 22V SMA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| WM8774 | 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:24 - bit, 192kHz 8 - Channel Input Stereo Codec |
| WM8774IFT | 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:24 - bit, 192kHz 8 - Channel Input Stereo Codec |
| WM8774IFV | 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:24 - bit, 192kHz 8 - Channel Input Stereo Codec |
| WM8775 | 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:24-bit, 96kHz ADC with 4 Channel I/P Multiplexer |
| WM8775_06 | 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:24-bit, 96kHz ADC with 4 Channel I/P Multiplexer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。