- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361881 > WM8773 (Wolfson Microelectronics) 24-bit, 96kHz ADC with 8 Channel I/P Multiplexer PDF資料下載
參數(shù)資料
| 型號(hào)： | WM8773 |
| 廠商： | Wolfson Microelectronics |
| 元件分類： | ADC |
| 英文描述： | 24-bit, 96kHz ADC with 8 Channel I/P Multiplexer |
| 中文描述： | 24位，96kHz的ADC，具有8通道I /頁(yè)復(fù)用器 |
| 文件頁(yè)數(shù)： | 21/30頁(yè) |
| 文件大?。?/td> | 270K |
| 代理商： | WM8773 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)當(dāng)前第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)
Product Preview
WM8773
PP Rev 1.0 June 2002
21
ADC INPUT GAIN
Registers LAG and RAG control the left and right channel gain into the stereo ADC in 1dB steps from
+19dB to
–
12dB Table 8 shows how the attenuation levels are selected from the 5-bit words.
L/RAG[6:0]
0
:
01100
:
11111
ATTENUATION LEVEL
-12dB
:
0dB
:
+19dB
Table 8 ADC Gain Control
ADC HIGHPASS FILTER DISABLE
The ADC digital filters contain a digital highpass filter. This defaults to enabled and can be disabled
using software control bit ADCHPD.
REGISTER ADDRESS
10110
ADC control
BIT
8
LABEL
ADCHPD
DEFAULT
0
DESCRIPTION
ADC Highpass filter disable:
0: Highpass filter enabled
1: Highpass filter disabled
ADC INPUT MUX AND POWERDOWN CONTROL
REGISTER
ADDRESS
11011
ADC mux and
powerdown
control
BIT
LABEL
DEFAULT
DESCRIPTION
2:0
LMX[2:0]
000
000
1
ADC left channel input mux control
bits (see Table 9)
6:4
RMX[2:0]
ADC right channel input mux
control bits (see Table 9)
8
AINPD
Input mux and buffer powerdown
0: Input mux and buffer
enabled
1: Input mux and buffer
powered down
Register bits LMX and RMX control the left and right channel inputs into the stereo ADC. The default
is AIN1. However if the analogue input buffer is powered down, by setting AINPD, then all 8-channel
mux inputs are switched to buffered VMIDADC.
LMX[2:0]
LEFT ADC INPUT
AIN1L
AIN2L
AIN3L
AIN4L
AIN5L
AIN6L
AIN7L
AIN8L
RMX[2:0]
RIGHT ADC INPUT
AIN1R
AIN2R
AIN3R
AIN4R
AIN5R
AIN6R
AIN7R
AIN8R
000
001
010
011
100
101
110
111
000
001
010
011
100
101
110
111
Table 9 ADC Input Mux Control
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WM8782 | 24-Bit, 192kHz Stereo ADC |
| WM8782SEDS | 24-Bit, 192kHz Stereo ADC |
| WM8951LGEFL | STEREO ADC WITH MICROPHONE INPUT AND CLOCK GENERATOR |
| WM8951L | STEREO ADC WITH MICROPHONE INPUT AND CLOCK GENERATOR |
| WM9703 | TVS UNIDIRECT 400W 22V SMA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| WM8774 | 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:24 - bit, 192kHz 8 - Channel Input Stereo Codec |
| WM8774IFT | 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:24 - bit, 192kHz 8 - Channel Input Stereo Codec |
| WM8774IFV | 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:24 - bit, 192kHz 8 - Channel Input Stereo Codec |
| WM8775 | 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:24-bit, 96kHz ADC with 4 Channel I/P Multiplexer |
| WM8775_06 | 制造商:WOLFSON 制造商全稱:WOLFSON 功能描述:24-bit, 96kHz ADC with 4 Channel I/P Multiplexer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。