- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361795 > W83C553F-G W83C553F-G Highly Integrated System I/O Controller for Power PCTM (South Bridge) QFP 208 PDF資料下載
參數(shù)資料
| 型號： | W83C553F-G |
| 英文描述： | W83C553F-G Highly Integrated System I/O Controller for Power PCTM (South Bridge) QFP 208 |
| 中文描述： | W83C553F接枝高度集成的系統(tǒng)I / O控制器的電力PCTM（南橋）QFP封裝208 |
| 文件頁數(shù)： | 50/159頁 |
| 文件大?。?/td> | 3991K |
| 代理商： | W83C553F-G |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁
W83C553F
3.16 PIO Transfers
When transferring data with the PIO protocol, I/O read/write cycles are executed on the IDE interface and PIO transfers are
executed on the PCI bus. The IDE interface address and chip select signals will only change when a decoded cycle is
detected on the PCI bus. This minimizes IDE interface switching and EMI noise. Once a 16 or 32 bit cycle to a data port is
detected, the W83C553F will setup the proper address and chip selects. Once the address setup time has been met,
IDEIOR[A:B]# or IDEIOW[A:B]# will be asserted and held on until the on command time has been met. The W83C553F
will then de-assert IDEIOR[A:B]# or IDEIOW[A:B]# and hold the addresses and chip selects stable. If read ahead or posted
writes are enabled for this device, read or write cycles will be executed at the programmed on/off timing until the read ahead
buffer is full, the read ahead count is complete, or the posted write buffer is empty. This will maximize the IDE interface
performance because the address setup and hold timing will only add overhead at the beginning and end of a block transfer.
All timing in between is controlled by the command on/off times or the host throughput which ever is slower. The
IDEIOR[A:B]# / IDEIOW[A:B]# signals will never be asserted (cycle committed) if the FIFO is full/empty.
If an 8 bit cycle to a different register is decoded on the PCI bus while read ahead is active, the read ahead buffer will be
preserved, the read ahead will pause and the 8 bit cycle will be executed. Once the 8 bit cycle is completed the read ahead
will resume if a 16 or 32 bit data port read is decoded on the PCI bus. This allows for the host to check the status register
during a data transfer without loosing data.
If an 8 bit cycle to a different register is decoded on the PCI bus while posted write is active, the posted write buffer will be
written to the IDE device while inserting wait states to the PCI bus. Once the write buffer is empty, the 8 bit cycle will be
executed.
The IDE interface and buffers will not be affected by the W83C553F configuration cycle accesses.
During data port read cycles with read ahead active, if an interrupt is detected on the IDE interface it will not be passed to the
PCI bus until the data buffer is empty.
The 16-byte PIO FIFO allows the two channels to transfer data simultaneously without corrupting data between the channels.
Past dual port chips required that interrupts be disabled during a data transfer because only one data FIFO existed and being
interrupted out of a transfer to access the second port caused the read ahead/posted write data in the FIFO to be lost or
corrupted.
All accesses to configuration registers and all 8 bit IDE accesses will be executed in the real time (read ahead and posted
write not used). Only 16 and 32 bit cycles to an IDE data register will support read ahead or posted writes.
Electrical Specifications
WINBOND SYSTEMS LABORATORY
47
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W83C554F | W83C554F Highly Integrated System I/O Controller for Power PC TM (South Bridge) & UltraDMA/33 IDE Controller QFP 208 |
| W83L519D | Peripheral Miscellaneous |
| W86C451 | UART |
| W86C452 | UART |
| W86F3448D | LC86F3548A |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W83C553FY-G | 制造商:Nuvoton Technology Corp 功能描述:I/O Controller Phase Controller 208-Pin PQFP 制造商:Winbond Electronics 功能描述:I/O CONTROLLER 制造商:Nuvoton Technology 功能描述:I/O Controller Phase Controller 208-Pin PQFP |
| W83C554F | 制造商:WINBOND 制造商全稱:Winbond 功能描述:SYSTEM I/O CONTROLLER WITH PCI ARBITER & UltraDMA/33 IDE Controller |
| W83C554FY | 制造商:Nuvoton Technology Corp 功能描述:I/O Controller Phase Controller 制造商:Nuvoton Technology 功能描述:I/O Controller Phase Controller |
| W83E14 | 制造商:OMRON INDUSTRIAL AUTOMATION 功能描述:SYSMAC-C20 MANUAL DX CODE ZA |
| W83L177R | 制造商:WINBOND 制造商全稱:Winbond 功能描述:100MHZ 2-DIMM SDRAM BUFFER FOR NOTEBOOK |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。