- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄361795 > W83C553F-G W83C553F-G Highly Integrated System I/O Controller for Power PCTM (South Bridge) QFP 208 PDF資料下載
參數(shù)資料
| 型號(hào)： | W83C553F-G |
| 英文描述： | W83C553F-G Highly Integrated System I/O Controller for Power PCTM (South Bridge) QFP 208 |
| 中文描述： | W83C553F接枝高度集成的系統(tǒng)I / O控制器的電力PCTM（南橋）QFP封裝208 |
| 文件頁(yè)數(shù)： | 32/159頁(yè) |
| 文件大?。?/td> | 3991K |
| 代理商： | W83C553F-G |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)當(dāng)前第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)
W83C553F
The IDE interface is fully ANSI CAM compliant to the ATA Revision 3.0 and the ATA-2 specifications. Each storage
device on the two ports is individually programmable to select the desired command on and off times to support ATA defined
PIO MODES 0 through 2 and Multiword DMA MODE 0. Also supported are SFF PIO MODES 3, 4 and 5 (proposed) and
Multiword DMA MODES 1 and 2.
The devices supported are ATA compliant hard disks, tape drives, and CD ROMs. The W83C553F is compliant with the
emerging ATAPI Specification.
Two interrupt controllers can handle a total of 15 interrupt channels. IRQ0 is internally connected to OUT0, of the 82C54
counter/timer. Usually an interrupt is generated by the rising edge of IRQ. IRQ8 and IRQ13, however, are fixed to trigger
on the falling edge for direct connection to the real time clock interrupt or Pentium CPU floating point error signal. RX
4D0h and RX4D1h can be programmed to change the IRQs from edge sensitive to level sensitive interrupts. All external
IRQ lines are not internally pulled-up. I/O port and channel definition matches the IBM PC/AT requirement.
Types A, B, F DMA are supported by the W83C553F. Two integrated 82C37A DMA controllers each generate memory
addresses and control signals to transfer information between a peripheral device and memory, without CPU intervention.
Four DMA channels permit 8-bit peripheral device data transfers. Three channels permit 16-bit peripheral device data
transfers. During a DMA or master cycle, the CPU is held and the W83C553F takes control. Both DMA controllers support
scatter/gather transfer capability on all channels and 32-bit addressing.
The W83C553F has two basic operational states: reset and active. The reset state brings all internal logic to a known state,
and configures some chip features. The active state is the normal operating state that allows software to perform chip
configuration, access to the PCI and ISA register sets, and accessing of up to four IDE devices.
3.2
Active State
When active, the W83C553F will monitor all PCI bus cycles and respond to configuration and I/O cycles. The W83C553F
will always respond to configuration cycles when properly addressed but will always respond to I/O cycles, as indicated in
the internal configuration registers.
Configuration cycles are executed anytime the W83C553F IDSEL pin is asserted, a valid command is detected, and AD[1:0]
are "0" during the address phase. Configuration cycles are executed to program the W83C553F internal configuration
register sets. I/O cycles will only be executed when enabled as indicated in the configuration registers. I/O cycles are used to
transfer command/status and data to/from the IDE devices, as well as to program the bus master register set.
Electrical Specifications
WINBOND SYSTEMS LABORATORY
29
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W83C554F | W83C554F Highly Integrated System I/O Controller for Power PC TM (South Bridge) & UltraDMA/33 IDE Controller QFP 208 |
| W83L519D | Peripheral Miscellaneous |
| W86C451 | UART |
| W86C452 | UART |
| W86F3448D | LC86F3548A |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W83C553FY-G | 制造商:Nuvoton Technology Corp 功能描述:I/O Controller Phase Controller 208-Pin PQFP 制造商:Winbond Electronics 功能描述:I/O CONTROLLER 制造商:Nuvoton Technology 功能描述:I/O Controller Phase Controller 208-Pin PQFP |
| W83C554F | 制造商:WINBOND 制造商全稱(chēng):Winbond 功能描述:SYSTEM I/O CONTROLLER WITH PCI ARBITER & UltraDMA/33 IDE Controller |
| W83C554FY | 制造商:Nuvoton Technology Corp 功能描述:I/O Controller Phase Controller 制造商:Nuvoton Technology 功能描述:I/O Controller Phase Controller |
| W83E14 | 制造商:OMRON INDUSTRIAL AUTOMATION 功能描述:SYSMAC-C20 MANUAL DX CODE ZA |
| W83L177R | 制造商:WINBOND 制造商全稱(chēng):Winbond 功能描述:100MHZ 2-DIMM SDRAM BUFFER FOR NOTEBOOK |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。