參數資料
型號： W83C553F-G
英文描述： W83C553F-G Highly Integrated System I/O Controller for Power PCTM (South Bridge) QFP 208
中文描述： W83C553F接枝高度集成的系統(tǒng)I / O控制器的電力PCTM（南橋）QFP封裝208
文件頁數： 49/159頁
文件大?。?/td> 3991K
代理商： W83C553F-G
W83C553F
3.15 IDE Interface Operation
Operation of the IDE interface is controlled by the configuration registers. Port 0 (Primary Port) and Port 1 (Secondary Port)
have the same features, capabilities and configuration options. All 8-bit timing is fixed. The following table shows the 8-bit
fixed timing.
Although the 16-bit timing (host cycle 16/32-bit) is programmable on a cycle basis (on/off time), most of the 16-bit cycle
timing is also fixed. Address setup, address hold, and data hold (write) times will be the same as for the 8-bit cycles. Data
setup time will be equal to the write command on time. This allows the user to only program the command on/off times to
select PIO Mode 0, 1, 2, 3, 4 or 5 (proposed), and DMA Single and Multiword 0, 1 or 2 timing.
Much of the DMA mode timing is also fixed. When DMA transfers are executed on the IDE interface, the selected ports'
chip selects (IDECS0# and IDECS1# for primary and secondary) will be de-asserted (high) when the BMEN bit in the
associated Bus Master Control Register is set to "1." When the IDE device asserts IDEDRQ[A:B], the W83C553F will
immediately assert IDEDAK[A:B]# if BMEN is set. One clock later the IDEIOW[A:B]# or IDEIOR[A:B]# output will be
asserted. For multiword DMA transfers, the IDEIOW[A:B]# or IDEIOR[A:B]# signal will free run at the programmed rate
as long as DRQ remains asserted and the W83C553F is prepared to complete a data transfer. If IDEDRQ[A:B] has not de-
asserted by the rising edge of the IDEIOW[A:B]# or IDEIOR[A:B]# signal multiword DMA is assumed and at least one
more cycle will be executed. If DRQ de-asserts at any time after IDEDAK[A:B]# is asserted but before IDEIOW[A:B]# or
IDEIOR[A:B]# is de-asserted, this will be the last cycle until DRQ re-asserts. In this case, IDEDAK[A:B]# will be de-
asserted one clock after the IDEIOW[A:B]# or IDEIOR[A:B]# signal de-asserts. This allows for the support of the single
and multiword DMA cycles automatically.
Table 3-3 Eight-bit Fixed Timing
Parameter
Electrical Specifications
WINBOND SYSTEMS LABORATORY
46
Time (CLKs)
SPD ="1"
10
10
3
1
3
1
20
Command on
Command off
Address setup
Address hold
Data setup (wr)
Data Hold (wr)
Cycle time
If CLK < 33 MHz, then the timing in Table 3-3 is ATA Mode 0 compatible.
相關PDF資料
PDF描述
W83C554F W83C554F Highly Integrated System I/O Controller for Power PC TM (South Bridge) & UltraDMA/33 IDE Controller QFP 208
W83L519D Peripheral Miscellaneous
W86C451 UART
W86C452 UART
W86F3448D LC86F3548A
相關代理商/技術參數
參數描述
W83C553FY-G 制造商:Nuvoton Technology Corp 功能描述:I/O Controller Phase Controller 208-Pin PQFP 制造商:Winbond Electronics 功能描述:I/O CONTROLLER 制造商:Nuvoton Technology 功能描述:I/O Controller Phase Controller 208-Pin PQFP
W83C554F 制造商:WINBOND 制造商全稱:Winbond 功能描述:SYSTEM I/O CONTROLLER WITH PCI ARBITER & UltraDMA/33 IDE Controller
W83C554FY 制造商:Nuvoton Technology Corp 功能描述:I/O Controller Phase Controller 制造商:Nuvoton Technology 功能描述:I/O Controller Phase Controller
W83E14 制造商:OMRON INDUSTRIAL AUTOMATION 功能描述:SYSMAC-C20 MANUAL DX CODE ZA
W83L177R 制造商:WINBOND 制造商全稱:Winbond 功能描述:100MHZ 2-DIMM SDRAM BUFFER FOR NOTEBOOK
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*