- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄68449 > W28J161TB90L (WINBOND ELECTRONICS CORP) 1M X 16 FLASH 3V PROM, 90 ns, PBGA48 PDF資料下載
參數(shù)資料
| 型號： | W28J161TB90L |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | PROM |
| 英文描述： | 1M X 16 FLASH 3V PROM, 90 ns, PBGA48 |
| 封裝： | 8 X 8 MM, 0.75 MM PITCH, TFBGA-48 |
| 文件頁數(shù)： | 43/43頁 |
| 文件大小： | 1333K |
| 代理商： | W28J161TB90L |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當前第43頁
W28J161B/T
Publication Release Date: April 7, 2003
- 9 -
Revision A4
8. BUS OPERATION
The local CPU reads and writes flash memory in-system. All bus cycles to or from the flash memory
conform to standard microprocessor bus cycles.
Read
Information can be read from any block, identifier codes or status register independent of the VPP
voltage. #RESET can be at VIH.
The first task is to write the appropriate read mode command (Read Array, Read Identifier Codes or
Read Status Register) to the CUI. Upon initial device power-up or after exit from reset mode, the
device automatically resets to read array mode. Five control pins dictate the data flow in and out of the
component: #CE, #OE, #WE, #RESET and #WP. #CE and #OE must be driven active to obtain data
at the outputs. #CE is the device selection control, and when active enables the selected memory
device. #OE is the data output (DQ0
DQ15) control and when active drives the selected memory
data onto the I/O bus. #WE must be at VIH, #RESET must be at VIH, and #WP must be at VIL or VIH.
Figure 14 illustrates read cycle.
Output Disable
With #OE at a logic-high level (VIH), the device outputs are disabled. Output pins (DQ0 DQ15) are
placed in a high-impedance state.
Standby
Setting #CE to a logic-high level (VIH) deselects the device and places it in standby mode, which
substantially reduces device power consumption. DQ0
DQ15 outputs are placed in a high
impedance state independent of #OE. If deselected during block erase, full chip erase, word write or
lock-bit configuration, the device continues functioning, and it continues to consume active power until
the operation is completed.
Reset
Setting #RESET to VIL initiates the reset mode.
In read modes, setting #RESET at VIL deselects the memory, places output drivers in a high-
impedance state and turns off all internal circuits. #RESET must be held low for a minimum of 100 nS.
A delay (tPHQV) is required after return from reset until initial memory access outputs are valid. After
this wake-up interval, normal operation is restored. The CUI is reset to read array mode status register
is set to 80H, and all blocks are locked.
During block erase, full chip erase, word write or lock-bit configuration modes, #RESET at VIL will
abort the operation. RY/#BY remains low until the reset operation is complete. Memory contents at the
aborted location are no longer valid since the data may be partially erased or written. A delay (tPHWL) is
required after #RESET goes to logic-high (VIH) before another command can be written.
As with any automated device, it is important to assert #RESET during system reset. When the
system comes out of reset, it expects to read from the flash memory. Automated flash memories
provide status information when accessed during block erase, full chip erase, word write or lock-bit
configuration modes. If a CPU reset occurs with no flash memory reset, proper CPU initialization may
not occur because the flash memory may be providing status information instead of array data.
Winbond’s flash memory solutions allow proper CPU initialization following a system reset through the
use of the #RESET input. In this application, #RESET is controlled by the same #RESET signal that
resets the system CPU.
相關PDF資料 |
PDF描述 |
|---|---|
| W28J161BB90L | 1M X 16 FLASH 3V PROM, 90 ns, PBGA48 |
| W28J321BB90L | 2M X 16 FLASH 2.7V PROM, 90 ns, PBGA48 |
| W29C010MP90B | 128K X 8 FLASH 5V PROM, 90 ns, PQCC32 |
| W29C010MP90 | 128K X 8 FLASH 5V PROM, 90 ns, PQCC32 |
| W29C011AP15N | 128K X 8 FLASH 5V PROM, 150 ns, PQCC32 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| W28NK60Z | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:N-CHANNEL 600 V - 0.155з - 27A TO-247 Zener-Protected SuperMESH MOSFET |
| W28-SQ11A-10 | 功能描述:CIRCUIT BREAK 10A W/SWITCH RoHS:否 類別:過電壓，電流，溫度裝置 >> 斷路器 系列:W28 標準包裝:3 系列:AS168X 斷路器類型:熱磁動式 電壓:65VDC，277/480VAC 電流 - 跳閘(It):30A 極數(shù):3 觸動器類型:按片 安裝類型:DIN 軌道 其它名稱:4420.02104420.0210-ND486-2338AS168X-CB3G300-NDCBE AS168X-CB3G300 |
| W28-SQ11A-15 | 制造商:TE Connectivity 功能描述: |
| W28-SQ11A-3 | 制造商:TE Connectivity 功能描述:Circuit Breaker Thermal 1Pole 3A 250VAC/32VDC |
| W28-SQ11A-5 | 制造商:TE Connectivity 功能描述:Circuit Breaker Thermal 1Pole 5A 250VAC/32VDC |
發(fā)布緊急采購，3分鐘左右您將得到回復。