參數(shù)資料
型號(hào): V350EPC-40
英文描述: BUS CONTROLLER
中文描述: 總線控制器
文件頁數(shù): 4/18頁
文件大?。?/td> 154K
代理商: V350EPC-40
V350EPC
4
V350EPC Data Sheet Rev 1.1
Copyright 1998, V3 Semiconductor Inc.
Local Bus Interface
Signal
Type
R
Description
LAD[31:0]
LAD[15:0]
b
I/O4
Z
Local multiplexed address and data bus.
LA[31:16]
b
I/O4
Z
Local address bus.
LA[5:2]
O4
Lower local address bus (non-multiplexed version).
ALE
I/O4
Z
Address Latch Enable: used to latch the address during the
address phase.
BE[3:0]
BE[1:0]
b
I/O4
Z
Local bus byte enables.
W/R
I/O4
Z
Write/Read.
ADS
AS
b
I/O4
Z
Asserted low to indicate the beginning of a bus cycle.
RDYRCV
READY
b
I/O4
Z
Local Bus data ready
HOLD
O4
L
Local bus hold request: asserted by the chip to initiate a local bus
master cycle.
HOLDA
I
Local bus hold acknowledge.
LPAR[3:0]
LPAR[1:0]
b
I/O4
Z
Local bus parity.
BLAST
I/O4
Z
Burst last.
BTERM
c
I/O4
Z
Bus Time-out. Burst terminate.
LINT
O4
H
Local interrupt request.
LRST
I/O4
L/Z
Local bus RESET signal.
LCLK
I
Local bus clock.
Serial EEPROM Interface
Signal
Type
R
Description
SCL/LPERR
O4
X
EEPROM clock. Local parity error.
SDA
I/O4
X
EEPROM data.
Table 3: Signal Descriptions (cont’d)
Powered by ICminer.com Electronic-Library Service CopyRight 2003
相關(guān)PDF資料
PDF描述
V350ME01-LF VOLTAGE CONTROLLED OSCILLATOR
V350ME01 FUSE 2.00A 32V FAST THIN 0402
V350ME09-LF VOLTAGE CONTROLLED OSCILLATOR
V35642R05KG-K50 x64 EDO Page Mode DRAM Module
V35642R05KG-K60 x64 EDO Page Mode DRAM Module
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
V350K10 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
V350K14 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
V350K20 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
V350K5 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
V350K7 制造商:未知廠家 制造商全稱:未知廠家 功能描述: