- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361639 > V350EPC-40 BUS CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | V350EPC-40 |
| 英文描述： | BUS CONTROLLER |
| 中文描述： | 總線控制器 |
| 文件頁數(shù)： | 3/18頁 |
| 文件大?。?/td> | 154K |
| 代理商： | V350EPC-40 |
V350EPC
Copyright 1998, V3 Semiconductor Corp.
V350EPC Data Sheet Rev 1.1
3
Table 3: Signal Descriptions
PCI Bus Interface
Signal
Type
R
a
Description
AD[31:0]
PCI I/O
Z
Address and data, multiplexed on the same pins.
C/BE[3:0]
PCI I/O
Z
Bus Command and Byte Enables, multiplexed on the same pins.
PAR
PCI I/O
Z
Parity represents even parity across AD[31:0] and C/BE[3:0].
FRAME
PCI I/O
Z
Cycle Frame indicates the beginning and burst length of an
access.
IRDY
PCI I/O
Z
Initiator Ready indicates the initiating agent’s (bus master’s) ability
to complete the current data phase of the transaction.
TRDY
PCI I/O
Z
Target Ready indicates the target agent’s (selected device’s) abil-
ity to complete the current data phase of the transaction.
STOP
PCI I/O
Z
Stop indicates the current target is requesting the master to stop
the current transaction (retry or disconnect).
DEVSEL
PCI I/O
Z
Device Select, when actively driven by a target, indicates the driv-
ing device has decoded its address as the target of the current
access. As an input to the initiator, DEVSEL indicates whether
any device on the bus has been selected.
IDSEL
PCI I
Initialization Device Select is used as a chip select during configu-
ration read and write transactions. It must be driven high in order
to access the chip’s internal configuration space.
REQ
PCI O
Z
Request indicates to the arbiter that this agent requests use of the
bus.
GNT
PCI I
Grant indicates to the agent that access to the bus has been
granted.
PCLK
PCI I
PCLK provides timing for all transactions on the PCI bus.
PRST
PCI I/O
Z/L
Acts as an input when RDIR is high, an output when RDIR is low.
As an input it is asserted low to bring all internal PBC operation to
a reset state.
PERR
PCI I/O
Z
Parity Error is used to report data parity errors during all PCI
transactions except a Special Cycle.
SERR
PCI I/OD
Z
System Error is used to report address parity errors, data parity
errors on the Special Cycle command, or any other system error
where the result will be catastrophic.
INT[A:D]
PCI I/OD
Z
Level-sensitive interrupt requests may be received or generated.
Powered by ICminer.com Electronic-Library Service CopyRight 2003
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V350ME01-LF | VOLTAGE CONTROLLED OSCILLATOR |
| V350ME01 | FUSE 2.00A 32V FAST THIN 0402 |
| V350ME09-LF | VOLTAGE CONTROLLED OSCILLATOR |
| V35642R05KG-K50 | x64 EDO Page Mode DRAM Module |
| V35642R05KG-K60 | x64 EDO Page Mode DRAM Module |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V350K10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| V350K14 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| V350K20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| V350K5 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| V350K7 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。