參數(shù)資料
型號: V350EPC-40
英文描述: BUS CONTROLLER
中文描述: 總線控制器
文件頁數(shù): 13/18頁
文件大小: 154K
代理商: V350EPC-40
V350EPC
Copyright 1998, V3 Semiconductor Corp.
V350EPC Data Sheet Rev 1.1
13
4.0 AC Specifications
The AC specifications for the PCI bus signals match exactly those given in the PCI Specification, Rev.
2.1, Section 4.2.1.2. For more information on the PCI AC specifications, including the V/I curves for 5V
signalling, see section 4.2.1.2 of Rev 2.1 PCI Specification.
4.1
PCI Bus Timings
Notes:
1. Refer to the V/I curves in Section 4.2.1 of the PCI Specification. This specification does not apply to CLK and
RST which are system outputs. “Switching Current High” specifications are not relevant to open drain outputs
such as SERR and INTA-INTD.
2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC drive
point rather than toward the voltage rail (as it does in the pull-down curve). This difference is intended to allow
for an optional N-channel pull-up.
3. Maximum current requirements are met as drivers pull beyond the first step voltage (AC drive point). Equations
defining these maximums (A and B) are provided with the respective V/I curves given in the PCI Spec. The equa-
tion defined maxima is met by design.
4. The minimum slew rate (slowest signal edge) is met by the PCI drivers. The maximum slew rate (fastest signal
edge) is a guideline. Motherboard designers must bear in mind that rise and fall times faster than this maximum
guideline could occur, and should ensure that signal integrity modeling accounts for this.
Table 11: PCI Bus Signals AC Operating Specifications
Symbol
Parameter
Condition
Min
Max
Units
Notes
I
OH(AC)
Switching
current high
0V<V
OUT
1.4V
-44
mA
1
1.4V<V
OUT
<2.4V
-44+(V
OUT
-1.4)/0.024
Equation A
mA
1, 2, 3
(Test point)
V
OUT
=3.1V
-142
mA
3
I
OL(AC)
Switching
current low
V
OUT
2.2V
95
mA
1
2.2V>V
OUT
>0.55
V
OUT
/0.023
Equation B
mA
1, 3
(Test point)
V
OUT
=0.71
206
mA
3
I
CL
Low clamp
current
-5<V
IN
-1
-25+(V
IN
+1)/0.015
mA
t
R
Unloaded
output rise
time
0.4V to 2.4V
1
5
V/ns
4
t
F
Unloaded
output fall
time
2.4V to 0.4V
1
5
V/ns
4
Equation A: I
OH
= 11.9·(V
OUT
- 5.25V)·(V
OUT
+ 2.45V) for V
CC
> V
OUT
> 3.1V
Equation B: I
OL
= 78.5·V
OUT
(4.4V - V
OUT
) for 0V < V
OUT
< 0.71V
Powered by ICminer.com Electronic-Library Service CopyRight 2003
相關PDF資料
PDF描述
V350ME01-LF VOLTAGE CONTROLLED OSCILLATOR
V350ME01 FUSE 2.00A 32V FAST THIN 0402
V350ME09-LF VOLTAGE CONTROLLED OSCILLATOR
V35642R05KG-K50 x64 EDO Page Mode DRAM Module
V35642R05KG-K60 x64 EDO Page Mode DRAM Module
相關代理商/技術參數(shù)
參數(shù)描述
V350K10 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
V350K14 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
V350K20 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
V350K5 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
V350K7 制造商:未知廠家 制造商全稱:未知廠家 功能描述: