- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376430 > UPD72850A (NEC Corp.) IEEE1394 400Mbps PHY PDF資料下載
參數(shù)資料
| 型號： | UPD72850A |
| 廠商： | NEC Corp. |
| 英文描述： | IEEE1394 400Mbps PHY |
| 中文描述： | IEEE1394連接400Mbps的物理層 |
| 文件頁數(shù)： | 11/48頁 |
| 文件大?。?/td> | 290K |
| 代理商： | UPD72850A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
Data Sheet S14452EJ1V0DS00
11
μ
PD72850A
Table 2-1. Bit Field Description (1/2)
Field
Size
R/W
Reset value
Description
Physical_ID
6
R
000000
Physical_ID value selected from Self_ID period.
R
1
R
0
If this bit is 1, the node is root.
1: Root
0: Not root
PS
1
R
Cable power status.
1: Cable power on
0: Cable power off
RHB
1
R/W
0
Root Hold -off bit. If 1, becomes root at the bus reset.
IBR
1
R/W
0
Initiate bus reset.
Setting to 1 begins a long bus reset.
Long bus reset signal duration: 166
μ
sec.
Returns to 0 at the beginning of bus reset.
Gap_count
6
R/W
111111
Gap count value.
It is updated by the changes of transmitting and receiving the PHY
configuration packet Tx/Rx.
The value is maintained after first bus reset.
After the second bus reset it returns to reset value.
Extended
3
R
111
Shows the extended register map.
Total_ports
4
R
0011
Supported port number.
When SUS/RES(71pin)=“1”
0011 : 3 ports
When SUS/RES(71pin)=“0”
Combination with PSEL(66pin) input the supported number of port will be
selected. Please refer to
1.1 Cable Interface Pins
.
0001 : 1 port
0010 : 2 port
0011 : 3 port
Max_speed
3
R
010
Indicate the maximum speed that this node supports.
010: 98.304, 196.608 and 393.216 Mbps
Delay
4
R
0010
Indicate worst case repeating delay time. 144+(2 x 20)=184 nsec
Link_active
1
R/W
1
Link active.
1 : Enable
0 : Disable
The logical AND status of this bit and LPS pin.
State will be referred to “L bit” of Self-ID Packet#0.
Contender
1
R/W
See
Description
Contender.
“1” indicate this node support bus manager function. This bit will be referred
to “C bit” of Self-ID Packet#0.
The reset data is depending on CMC pin setting.
CMC pin condition
1: Pull up (Contender)
0: Pull down (Non Contender)
Jitter
3
R
010
The difference of repeating time (Max.-Min.). (2+1) x 20=60 nsec
相關PDF資料 |
PDF描述 |
|---|---|
| UPD72850AGK-9EU | Circular Connector; No. of Contacts:56; Series:MS27467; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:25; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:25-4 RoHS Compliant: No |
| uPD750066CU | 4-BIT SINGLE-CHIP MICROCONTROLLERS |
| uPD750068GT | 4-BIT SINGLE-CHIP MICROCONTROLLERS |
| uPD750068GTA | 4-BIT SINGLE-CHIP MICROCONTROLLERS |
| uPD750066GTA | CONNECTOR ACCESSORY |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| UPD74HC04C | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD750068GT-396 | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD7507C189 | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD7508CU265 | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD75208 | 制造商:Panasonic Industrial Company 功能描述:IC |
發(fā)布緊急采購，3分鐘左右您將得到回復。