參數(shù)資料
型號(hào): UPD72042B
廠商: NEC Corp.
英文描述: LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
中文描述: LSI器件間設(shè)備BusTM(IEBusTM)協(xié)議控制
文件頁(yè)數(shù): 14/92頁(yè)
文件大?。?/td> 541K
代理商: UPD72042B
μ
PD72042A, 72042B
14
DATA SHEET S13990EJ2V0DS00
(4) Control field
The control field indicates the type and direction of the next data field.
The control field consists of control bits, a parity bit, and an acknowledge bit.
The four control bits are output starting with the MSB.
Following the control bits, a parity bit is output. If even parity is detected, and the function requested by the master
unit can be performed by the slave unit, the slave unit outputs an acknowledge signal. Then, the slave unit
proceeds to the data-length field. If the slave unit cannot perform the processing requested by the master unit,
even when even parity is detected, or if odd parity is detected, the slave unit does not output an acknowledge
signal, and it enters the standby (monitor) state again.
After detecting the acknowledge signal, the master unit proceeds to the data-length field.
If an acknowledge signal is not detected, the master unit enters the standby state, terminating communication.
For broadcast, however, the master unit proceeds to the next data-length field without attempting to detect the
acknowledge signal.
Table 2-3
lists the meanings of the control bits.
(5) Data-length field
The data-length field specifies the communication data length, in bytes.
The data-length field consists of the data-length bits, a parity bit, and an acknowledge bit.
The eight data-length bits are output starting with the MSB. The data-length bits indicate the communication
data length, in bytes, as shown in Table 2-2.
Table 2-2 Values of the Data-Length Bits and Their Meanings
Data-length bit (hexadecimal)
Transmission data length, in bytes
01H
02H
:
:
FFH
00H
1
2
:
:
255
256
Remark
If the data length set in the data-length bits exceeds the maximum number of transmission bytes, the
latter varying with the communication mode, more than one frame is transmitted. In the second and
subsequent frames, the data-length bits indicate the remaining communication data length, in bytes.
The operation performed for this field differs depending on whether master transmission (when bit 3 of the control
bits is 1) or master reception (when bit 3 of the control bits is 0) is performed.
1
Master transmission
The data-length bits and parity bit are output by the master unit. When the slave unit detects even parity,
the slave unit outputs an acknowledge signal, then proceeds to the data field. For broadcast,
however, the slave unit does not output an acknowledge signal.
If the slave unit detects odd parity, the slave unit does not output an acknowledge signal, regarding the
received data-length bits as being incorrect. Then, the slave unit enters the standby (monitor) state again.
At this time, the master unit also enters the standby state again, and communication terminates.
相關(guān)PDF資料
PDF描述
UPD72065GC Floppy Disk Controller
UPD72065BGC-3B6 RTS Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 24V; Output Voltage (Vdc): 15V; Power: 2W; Assembly; High Power Density; Optional Continuous Short Circuit Protected; Efficiency to 85%
UPD72065 CMOS FLOPPY DISK CONTROLLER
UPD72065B CMOS FLOPPY DISK CONTROLLER
UPD72065BC CMOS FLOPPY DISK CONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD72042BGT-A 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP Cut Tape
UPD72042GT(A) 制造商:Renesas Electronics Corporation 功能描述:
UPD720902AF5-667-JF2-E3-A 功能描述:IC ADVANCED MEMORY BUFFER D1 RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 專(zhuān)用 系列:* 標(biāo)準(zhǔn)包裝:90 系列:- 應(yīng)用:PCI 至 PCI 橋 接口:PCI 電源電壓:3 V ~ 3.6 V 封裝/外殼:257-LFBGA 供應(yīng)商設(shè)備封裝:257-BGA MICROSTAR(16x16) 包裝:托盤(pán) 安裝類(lèi)型:表面貼裝 產(chǎn)品目錄頁(yè)面:882 (CN2011-ZH PDF) 其它名稱(chēng):296-19316
UPD72255YF1-GA5-A 制造商:Renesas Electronics Corporation 功能描述:
UPD7225G 制造商:Panasonic Industrial Company 功能描述:IC