- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378734 > UPD16835AGS-BGG (NEC Corp.) MONOLITHIC QUAD H BRIDGE DRIVER CIRCUIT PDF資料下載
參數(shù)資料
| 型號： | UPD16835AGS-BGG |
| 廠商： | NEC Corp. |
| 英文描述： | MONOLITHIC QUAD H BRIDGE DRIVER CIRCUIT |
| 中文描述： | 單片四H橋驅(qū)動電路 |
| 文件頁數(shù)： | 25/32頁 |
| 文件大?。?/td> | 227K |
| 代理商： | UPD16835AGS-BGG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
D
2
μ
P
T
Notes 1. ENABLE is set at the falling edge of FF1 when the level changes from low
to high, and at the falling edge of FF2 when the level changes from high
to low.
2. FF7 is an output signal that is used to check for the presence or absence
of a pulse in the standard data, is updated at the falling edge of LATCH
and reset once at the rising edge of LATCH. If CHECK SUM is other than
“
00H
”
, FF7 goes low, inhibiting pulse output, even if a pulse is generated.
3. CHECK SUM output is updated at the falling edge of LATCH.
RESET
V
D
LATCH
DATA
OSC
OUT
(original oscillation)
Start point wait
(FF1)
Start point wait +
start point drive wait
(FF2)
ENABLE OUT
Note 1
Chopping pulse
EXP0 to EXP3
PULSE OUT
PULSE GATE
(FF3)
PULSE CHECK
Note 2
(FF7)
CHECK SUM
Note 3
SCLK
SDATA
8th byte
1st byte
Initialization
Initial
I
1
Standard
S
1
Standard
EXP : 1
ENABLE: 1
S
2
Dummy data
EXP: 1
EXP : 0
ENABLE: 0
Standard
EXP : 0
ENABLE: 1
S
4
Standard
S
5
EXP : 1
ENABLE: 0
Standard
EXP : 1
error DATA
S
3
Input at rising
edge of RESET
Output by
I1 data
Output by chopping
setting of I1 data
Output by EXP
setting of I1 data
Output by EXP
setting of S1 data
Output by EXP
setting of S2DATA
Output by
I1 data
Output by S2
data setting
Output by S5
data setting
S
2
DATA output
Pulse error
Enable
S
4
DATA output
Outputs high level while
pulse is being generated
Outputs high level for standard data while a
pulse output signal exists (LATCH cycle)
High level because
data is normal.
Low level because
data is abnormal.
Restore to high level because
data is normal.
No pulse output because
data is erroneous
D0
D7
D6
D5
D4
D3
D2
D1
(LSB)
Data is held at rising edge of SCLK.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD16835A | MONOLITHIC QUAD H BRIDGE DRIVER CIRCUIT |
| UPD16877MA-6A5 | MONOLITHIC QUAD H-BRIDGE DRIVER CIRCUIT |
| UPD16877 | MONOLITHIC QUAD H-BRIDGE DRIVER CIRCUIT |
| UPD17017GF-XXX-3B9 | MICROCONTROLLER|4-BIT|UPD17K CPU|CMOS|QFP|80PIN|PLASTIC |
| UPD17017 | 4-BIT SINGLE-CHIP MICROCONTROLLER FOR SMALL GENERAL-PURPOSE INFRARED REMOTE CONTROL TRANSMITTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD16835AGS-BGG-A | 制造商:Renesas Electronics Corporation 功能描述: 制造商:Renesas Electronics Corporation 功能描述:H-Bridge Motor Driver 38-Pin SSOP |
| UPD16835G3 | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD16837 | 制造商:NEC 制造商全稱:NEC 功能描述:MONOLITHIC QUAD H BRIDGE DRIVER |
| UPD16837GS | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD16855 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。