參數(shù)資料
型號(hào)： UPD16835AGS-BGG
廠商： NEC Corp.
英文描述： MONOLITHIC QUAD H BRIDGE DRIVER CIRCUIT
中文描述： 單片四H橋驅(qū)動(dòng)電路
文件頁(yè)數(shù)： 17/32頁(yè)
文件大?。?/td> 227K
代理商： UPD16835AGS-BGG
Data Sheet S15973EJ1V0DS
17
μ
PD16835A
Table 5-8. 2nd Byte Data Configuration (Standard data)
Bit
D7
D6
D5
D4
D3
D2
D1
D0
Data
0 or 1
0 or 1
0 or 1
0 or 1
0 or 1
0 or 1
0 or 1
0 or 1
Rotation direction ENABLE Number of pulses
<3rd and 4th bytes>
The 3rd and 4th bytes select the pulse cycle of the
α
channel and which of the two reference voltages, created in
the initial mode, is to be used (CURRENT SET
α
).
The pulse cycle is specified using 15 bits : bits D0 (least significant bit) to D7 of the 3rd byte, and bits D0 to D6
(most significant bit) of the 4th byte. The pulse cycle can be set to a value in the range of 0.25 to 8191.75
μ
s in units
of 0.25
μ
s (with a 4-MHz clock).
CURRENT SET
α
is specified by bit D7 of the 4th byte. When this bit is
“
0
”
, reference voltage 1 (EVR
α
1
) is
selected; when it is
“
1
”
, reference voltage 2 (EVR
α
2
) is selected. For further information, refer to the description of the
6th byte of the initial data.
Table 5-9. 4th Byte Data Configuration (Standard data)
Table 5-10. 3rd Byte Data Configuration (Standard data)
Bit
D7
D6
D5
D4
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
Data
0 or 1
0 or 1
0 or 1
0 or 1
0 or 1
0 or 1
0 or 1
0 or 1
0 or 1
0 or 1
0 or 1
0 or 1
0 or 1
0 or 1
0 or 1
0 or 1
CURRENT SET
α
Most significant
bit
Least significant bit
(Reference) 6th Byte Data Configuration for Initial Data
Bit
D7
D6
D5
D4
D3
D2
D1
D0
Data
0 or 1
0 or 1
0 or 1
0 or 1
0 or 1
0 or 1
0 or 1
0 or 1
Remark
Bits D4 to D7 : Reference voltage 2 (EVR
α
2
)
Bits D0 to D3 : Reference voltage 1 (EVR
α
1
)
<5th byte>
The 5th byte specifies the rotation direction of the
β
channel, enables output of the
β
channel, and the number of
pulses (252 pulses MAX.) during the 1V
D
period (in one cycle of FF2) of the
β
channel.
Bit D7 is used to specify the rotation direction. The rotation is in the forward direction (CW mode) when this bit is
“
0
”
; it is in the reverse direction (CCW mode) when the bit is
“
1
”
.
Bit D6 is used to enable the output of the
β
channel. The
β
channel goes into a high impedance state when this bit
is
“
0
”
; it is in the conduction mode when the bit is
“
1
”
.
The number of pulses is set by bits D0 to D5. It is set by six bits in terms of software. However, the actual circuit
uses an 8-bit decoder with the low-order two bits fixed to
“
0
”
. Therefore, the number of pulses that is actually
generated during start up wait time + start up drive wait (FF2) cycle is the number of pulses input x
4. The number of
pulses can be set in a range of 0 to 252 and in units of 4 pulses.
相關(guān)PDF資料
PDF描述
UPD16835A MONOLITHIC QUAD H BRIDGE DRIVER CIRCUIT
UPD16877MA-6A5 MONOLITHIC QUAD H-BRIDGE DRIVER CIRCUIT
UPD16877 MONOLITHIC QUAD H-BRIDGE DRIVER CIRCUIT
UPD17017GF-XXX-3B9 MICROCONTROLLER|4-BIT|UPD17K CPU|CMOS|QFP|80PIN|PLASTIC
UPD17017 4-BIT SINGLE-CHIP MICROCONTROLLER FOR SMALL GENERAL-PURPOSE INFRARED REMOTE CONTROL TRANSMITTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD16835AGS-BGG-A 制造商:Renesas Electronics Corporation 功能描述: 制造商:Renesas Electronics Corporation 功能描述:H-Bridge Motor Driver 38-Pin SSOP
UPD16835G3 制造商:Renesas Electronics Corporation 功能描述:
UPD16837 制造商:NEC 制造商全稱:NEC 功能描述:MONOLITHIC QUAD H BRIDGE DRIVER
UPD16837GS 制造商:Renesas Electronics Corporation 功能描述:
UPD16855 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*