- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373745 > TSS463R Industrial Control IC PDF資料下載
參數(shù)資料
| 型號： | TSS463R |
| 英文描述： | Industrial Control IC |
| 中文描述： | 工業(yè)控制IC |
| 文件頁數(shù)： | 42/52頁 |
| 文件大?。?/td> | 268K |
| 代理商： | TSS463R |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
TSS461C
42
Rev. D (22 Feb 01)
MR[3:0]=1 indicates 1 retry, hence 2 transmission attempts will be performed (see Table 4. ). The number of retries
performed, as well as the current channel number associated, can be read in the Transmission Status Register (0x05).
The Last Error Status Register (0x07) informs about the trouble encounted:
Failure cases: - Code viol (CV error bit)
- Acknoledge error (ACKE error bit)
- CRC error (FCSE error bit)
It should be noticed that contention is considered as normal CSMA/CD protocol and, therefore, is not taken into
account in failure cases. So, an
’
infinite
’
number of attempts can be performed if bus contention occurs
continuously.
There is only one retries counter for all channels. When the user writes the Max_Retries value, all channels start their
transmission with this parameter.
13.2. Rearbitrate
The purpose of rearbitrate feature is to postpone a channel already in transmission in order to autorize an higher priority
(see section 12.) message to be transmit.
13.2.1. Typical example
Max_retries = 1 (2 transmissions attempts).
If Ch 8 is in a the retry loop and the user wants to transmit the Ch 5 without waiting the end of the loop, the user
can use the rearbitrate command.
Then, the TSS461C will wait the end of the current transmission, reload the retries counter and enable the Ch
5 to transmit.
At the end of this transmission Ch5, either when the attempt is successful or either when the exceeded retry count
is reached, the retries counter is reloaded and the transmission is activated for the Ch 8 again.
F
X
E
R
EOF+IFS
(
Delay
Viol
S
X
(
(
*
(
E
(
stand-by
F
X
S
X
(
Delay
Viol
S
E
a
Delay
Viol
EOF+IFS:
8 + 4 Timeslots
Delay Viol:
12 Timeslots
* (not seen by application means no IT generation)
Figure 26. Rearbitrate Example
相關PDF資料 |
PDF描述 |
|---|---|
| TSS461E | VAN Data Link Controller |
| TSS461E-TDRA-9 | VAN Data Link Controller |
| TSS461E-TERA-9 | VAN Data Link Controller |
| TSS461E-TRDZ-9 | VAN Data Link Controller |
| TSS461F | VAN Data Link Controller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TSS463VAN | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:Van Controller Serial Interface |
| TSS47 | 功能描述:瓷片電容器 100V 20% 0.047uF RoHS:否 制造商:Vishay/Cera-Mite 電容:0.01 uF 容差:20 % 電壓額定值:3 kV 工作溫度范圍:- 25 C to + 105 C 損耗因數(shù) DF: 端接類型:Radial 產(chǎn)品:High Voltage Ceramic Disc Capacitors |
| TSS4B01G | 功能描述:整流器 4.0 Amp 50 Volt 150 Amp IFSM RoHS:否 制造商:Vishay Semiconductors 產(chǎn)品:Standard Recovery Rectifiers 配置: 反向電壓:100 V 正向電壓下降: 恢復時間:1.2 us 正向連續(xù)電流:2 A 最大浪涌電流:35 A 反向電流 IR:5 uA 安裝風格:SMD/SMT 封裝 / 箱體:DO-221AC 封裝:Reel |
| TSS4B01G C2 | 制造商:SKMI/Taiwan 功能描述:Diode Rectifier Bridge Single 50V 4A 4-Pin TS4B Tube |
| TSS4B01G_1 | 制造商:TSC 制造商全稱:Taiwan Semiconductor Company, Ltd 功能描述:Single Phase 4.0 Amps. Glass Passivated Super Fast Bridge Rectifiers |
發(fā)布緊急采購，3分鐘左右您將得到回復。