- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373745 > TSS463R Industrial Control IC PDF資料下載
參數(shù)資料
| 型號： | TSS463R |
| 英文描述： | Industrial Control IC |
| 中文描述： | 工業(yè)控制IC |
| 文件頁數(shù)： | 13/52頁 |
| 文件大?。?/td> | 268K |
| 代理商： | TSS463R |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
TSS461C
13
Rev. D (22 Feb 01)
All the bits in the command field are automatically handled by the TSS461C, so the user need not to be concerned for
the encoding and decoding of these. The command bits transmitted on the VAN bus are calculated from the current
status of the active message.
After the command field comes the data field. This is just a sequence of bytes transmitted MSB first. In the VAN
standard the maximum message length is set to 28 bytes, but the TSS461C handles messages up to 30 bytes.
The next field is the FCS field. This field is a 15 bit CRC checksum defined by the following generator polynomial
g(x) of order 15:
g(x) = x
15
+x
11
+x
10
+x
9
+x
8
+x
7
+x
4
+x
3
+x
2
+1
The division is done with a rest initialized to 0x7FFF, and an inversion of the CRC bits is performed before
transmission.
However, since the CRC is calculated automatically from the identifier, command and data fields by the TSS461C,
it need not concern the user of the circuit. When the frame check sequence has been transmitted, the transmitting
module must transmit an End Of Data (EOD) sequence, followed by the ACKnowledge field (ACK) and the End Of
Frame sequence (EOF) to terminate the transfer.
VAN BUS
SEQUENCE
VAN BUS
SEQUENCE
NUMBER OF
PRESCALED
CLOCKS
POSITIVE ACKNOWLEDGE
ABSENT ACKNOWLEDGE
0
8
16
24
32
Figure 12. Acknowledge Sequences.
7.3. Frame Examples
The frames transmitted on the VAN bus are generated by several modules, each supplying different parts of the
message. Figure 13. through Figure 16. show the four frame types specified in the VAN standard, and what module
is generating the different fields.
The most straightforward frame is the normal data frame in Figure 13. Like all other frames it is initiated with a
SOF sequence. This sequence is generated by a bus master (not shown in figure).
During this frame there is basically only one module transmitting with the only exception beeing the
acknowledgement, generated by the receiving module if requested in the RAK bit.
The reply request frame with immediate reply in Figure 14. is the only frame in which a slave module can transmit
data by filling it into the appropriate field.
The only difference for the frame on the bus is that the R/W bit has changed state compared to the normal frame.
This is a higly interactive frame where a bus master generates the SOF and the initiator generates the identifier,
the three first bits of the command, and the acknowledge. The RTR bit, the data field, the frame check, the EOD
and the EOF are all generated by the replying module.
The reply request frame with deferred reply in Figure 15. is basically the same frame as the reply request frame
with immediate reply, but since the requested module does not generate the RTR bit the requesting module will
continue with the frame check, the EOD and the EOF.
During this frame the requested module will only generate the acknowledge, and only if this was requested by the
initiator through the RAK bit.
Finally the deferred reply frame in Figure 16. which is sent when a module has prepared a reply for a reply request
that has been received earlier.
This frame very closely mimicks the normal data frame with the only exception beeing the R/W bit that has changed
state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSS461E | VAN Data Link Controller |
| TSS461E-TDRA-9 | VAN Data Link Controller |
| TSS461E-TERA-9 | VAN Data Link Controller |
| TSS461E-TRDZ-9 | VAN Data Link Controller |
| TSS461F | VAN Data Link Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSS463VAN | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:Van Controller Serial Interface |
| TSS47 | 功能描述:瓷片電容器 100V 20% 0.047uF RoHS:否 制造商:Vishay/Cera-Mite 電容:0.01 uF 容差:20 % 電壓額定值:3 kV 工作溫度范圍:- 25 C to + 105 C 損耗因數(shù) DF: 端接類型:Radial 產(chǎn)品:High Voltage Ceramic Disc Capacitors |
| TSS4B01G | 功能描述:整流器 4.0 Amp 50 Volt 150 Amp IFSM RoHS:否 制造商:Vishay Semiconductors 產(chǎn)品:Standard Recovery Rectifiers 配置: 反向電壓:100 V 正向電壓下降: 恢復(fù)時間:1.2 us 正向連續(xù)電流:2 A 最大浪涌電流:35 A 反向電流 IR:5 uA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DO-221AC 封裝:Reel |
| TSS4B01G C2 | 制造商:SKMI/Taiwan 功能描述:Diode Rectifier Bridge Single 50V 4A 4-Pin TS4B Tube |
| TSS4B01G_1 | 制造商:TSC 制造商全稱:Taiwan Semiconductor Company, Ltd 功能描述:Single Phase 4.0 Amps. Glass Passivated Super Fast Bridge Rectifiers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。