- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373745 > TSS463R Industrial Control IC PDF資料下載
參數(shù)資料
| 型號： | TSS463R |
| 英文描述： | Industrial Control IC |
| 中文描述： | 工業(yè)控制IC |
| 文件頁數(shù)： | 10/52頁 |
| 文件大?。?/td> | 268K |
| 代理商： | TSS463R |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
TSS461C
10
Rev. D (22 Feb 01)
In addition to the VAN specification there is also a pulsed coding of the dominant and recessive states. This mode is
intended to be used with an optical or radio link. In this mode the dominant state for the transmitter is a low pulse, (2x
prescaled clocks at the beginning of the bit) and the recessive state is just a high level.
When receiving in this mode it is not the state of the signal itself which is decoded, but the edges. Also, reception is
imposed on the RxD0 input, and the diagnosis system does not operate correctly.
In addition in this mode there is an internal loopback in the circuit since optical transceivers are not able to receive
the signal that they themselves transmit.
VAN BUS
SEQUENCE
VAN BUS
SEQUENCE
VAN BUS
SEQUENCE
NUMBER OF
PRESCALED
CLOCKS
NORMAL OR PULSED RECESSIVE STATE
NORMAL DOMINANT STATE
PUSED DOMINANT STATE
0
4
8
12
16
2
6
10
14
Figure 7. State Encoding.
In Figure 7. the pulsed waveforms are shown. In Figure 10. through Figure 16. the low
“
timeslots
”
(i.e. blocks of 16
prescaled clocks) should be replaced by the dominant waveform showed in Figure 7. , if the correct representations
for pulsed coding are to be seen.
7.2. VAN Frame
SOFIDFIELD
COMMAND
EXT RAK R/W RTR
DATA FIELD
FRAME
SUM
EODACK EOF
Figure 8. Van Bus Frame.
The VAN bus supports three different module (unit) types:
First, the
Autonomous
module, which is a bus master. It can transmit Start Of Frame (SOF) sequences, it can initiate
data transfers and can receive messages.
Second, the
Synchronous access
module. It cannot transmit SOF sequences, but it can initiate data transfers and
can receive messages.
And finally, the
Slave
module, which can only transmit using an in-frame mechanism and can receive messages.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSS461E | VAN Data Link Controller |
| TSS461E-TDRA-9 | VAN Data Link Controller |
| TSS461E-TERA-9 | VAN Data Link Controller |
| TSS461E-TRDZ-9 | VAN Data Link Controller |
| TSS461F | VAN Data Link Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSS463VAN | 制造商:TEMIC 制造商全稱:TEMIC Semiconductors 功能描述:Van Controller Serial Interface |
| TSS47 | 功能描述:瓷片電容器 100V 20% 0.047uF RoHS:否 制造商:Vishay/Cera-Mite 電容:0.01 uF 容差:20 % 電壓額定值:3 kV 工作溫度范圍:- 25 C to + 105 C 損耗因數(shù) DF: 端接類型:Radial 產(chǎn)品:High Voltage Ceramic Disc Capacitors |
| TSS4B01G | 功能描述:整流器 4.0 Amp 50 Volt 150 Amp IFSM RoHS:否 制造商:Vishay Semiconductors 產(chǎn)品:Standard Recovery Rectifiers 配置: 反向電壓:100 V 正向電壓下降: 恢復(fù)時間:1.2 us 正向連續(xù)電流:2 A 最大浪涌電流:35 A 反向電流 IR:5 uA 安裝風格:SMD/SMT 封裝 / 箱體:DO-221AC 封裝:Reel |
| TSS4B01G C2 | 制造商:SKMI/Taiwan 功能描述:Diode Rectifier Bridge Single 50V 4A 4-Pin TS4B Tube |
| TSS4B01G_1 | 制造商:TSC 制造商全稱:Taiwan Semiconductor Company, Ltd 功能描述:Single Phase 4.0 Amps. Glass Passivated Super Fast Bridge Rectifiers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。