- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98300 > TS8388BCG 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA72 PDF資料下載
參數(shù)資料
| 型號： | TS8388BCG |
| 元件分類： | ADC |
| 英文描述： | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA72 |
| 封裝： | CBGA-72 |
| 文件頁數(shù)： | 24/46頁 |
| 文件大?。?/td> | 499K |
| 代理商： | TS8388BCG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
TS8388BG
30/46
(TD1)
Time delay from
Data to Data Ready
TD1 is the time difference between Data to Data ready.
(TD2)
Time delay from
Data Ready to Data
General expression is TD1 = TC1 + TDR – TOD with TC = TC1 + TC2 = 1 encoding clock
period.
(TC)
Encoding clock
period
TC1 = Minimum clock pulse width (high) TC = TC1 + TC2
TC2 = Minimum clock pulse width (low)
(TPD)
Pipeline Delay
The number of clock cycles between the sampling edge of an input data and the
associated output data being made available, (not taking in account the TOD). For the
TS8388BG the TPD is 4 clock periods.
(TRDR)
Data Ready reset
delay
(To be completed).
(TR)
Rise time
20 % – 80% (To be completed).
(TF)
Full time
20 % – 80 % (To be completed).
(PSRR)
Power supply
rejection ratio
PSRR is the ratio of input offset variation to a change in power supply voltage.
(NRZ)
Non return to zero
When the input signal is larger than the upper bound of the ADC input range, the output
code is identical to the maximum code and the Out of Range bit is set to logic one. When
the input signal is smaller than the lower bound of the ADC input range, the output code
is identical to the minimum code, and the Out of range bit is set to logic one. (It is
assumed that the input signal amplitude remains within the absolute maximum ratings).
(IMD)
InterModulation Dis-
tortion
The two tones intermodulation distortion ( IMD ) rejection is the ratio of one of the two
input tone to the worst third order intermodulation products. The input tones levels are
at – 7dB Full Scale.
(NPR)
Noise Power Ratio
(to be defined)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TS8388BCG | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA72 |
| TS8388BCG | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA72 |
| TS8388BMFB/T | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
| TS8388BMFSB/T | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
| TS8388BMFSB/Q | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TS8388BCGL | 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays |
| TS8388BCGL (+LID) | 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays |
| TS8388BMF | 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays |
| TS8388BMFB/Q | 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays |
| TS8388BMFS | 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。