- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17138 > TRK-MPC5604P (Freescale Semiconductor)5604P TTK BD PDF資料下載
參數(shù)資料
| 型號： | TRK-MPC5604P |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 83/104頁 |
| 文件大?。?/td> | 0K |
| 描述： | 5604P TTK BD |
| 設(shè)計(jì)資源： | TRK-MPC5604P Component List TRK-MPC5604P Schematic |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | MPC56xx |
| 類型： | MCU |
| 適用于相關(guān)產(chǎn)品： | MPC5604P |
| 所含物品： | 板，線纜，CD，DVD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁當(dāng)前第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁
MPC5604P Microcontroller Data Sheet, Rev. 8
Freescale
8
1.5.2
Crossbar switch (XBAR)
The XBAR multi-port crossbar switch supports simultaneous connections between four master ports and three slave ports. The
crossbar supports a 32-bit address bus width and a 32-bit data bus width.
The crossbar allows for two concurrent transactions to occur from any master port to any slave port; but one of those transfers
must be an instruction fetch from internal flash memory. If a slave port is simultaneously requested by more than one master
port, arbitration logic will select the higher priority master and grant it ownership of the slave port. All other masters requesting
that slave port will be stalled until the higher priority master completes its transactions. Requesting masters will be treated with
equal priority and will be granted access to a slave port in round-robin fashion, based upon the ID of the last master to be granted
access.
The crossbar provides the following features:
4 master ports:
— e200z0 core complex Instruction port
— e200z0 core complex Load/Store Data port
—eDMA
—FlexRay
3 slave ports:
— Flash memory (code flash and data flash)
—SRAM
— Peripheral bridge
32-bit internal address, 32-bit internal data paths
Fixed Priority Arbitration based on Port Master
Temporary dynamic priority elevation of masters
1.5.3
Enhanced direct memory access (eDMA)
The enhanced direct memory access (eDMA) controller is a second-generation module capable of performing complex data
movements via 16 programmable channels, with minimal intervention from the host processor. The hardware micro architecture
includes a DMA engine which performs source and destination address calculations, and the actual data movement operations,
along with an SRAM-based memory containing the transfer control descriptors (TCD) for the channels. This implementation
is utilized to minimize the overall block size.
The eDMA module provides the following features:
16 channels support independent 8, 16 or 32-bit single value or block transfers
Supports variable sized queues and circular queues
Source and destination address registers are independently configured to either post-increment or to remain constant
Each transfer is initiated by a peripheral, CPU, or eDMA channel request
Each eDMA channel can optionally send an interrupt request to the CPU on completion of a single value or block
transfer
DMA transfers possible between system memories, DSPIs, ADC, FlexPWM, eTimer and CTU
Programmable DMA channel multiplexer for assignment of any DMA source to any available DMA channel with as
many as 30 request sources
eDMA abort operation through software
1.5.4
Flash memory
The MPC5604P provides as much as 576 KB of programmable, non-volatile, flash memory. The non-volatile memory (NVM)
can be used for instruction and/or data storage. The flash memory module interfaces the system bus to a dedicated flash memory
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EEC19DRTF-S13 | CONN EDGECARD 38POS .100 EXTEND |
| TWR-S08LH64-KIT | KIT TOWER SYSTEM S08LH64 |
| HL023R9BTTR | INDUCTOR 3.9NH 314MA 0402 |
| TWR-S12GN32-KIT | KIT TOWER BOARD FOR MC9S12GN32 |
| ECC10DRTF-S13 | CONN EDGECARD 20POS .100 EXTEND |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TRK-MPC5606B | 制造商:Freescale Semiconductor 功能描述:MPC5606B 144PIN REV 2.1 - Boxed Product (Development Kits) 制造商:Freescale Semiconductor 功能描述:STARTERTRAK DEV BOARD MPC5606B 制造商:Freescale Semiconductor 功能描述:MPC560 QORIVVA STARTER TRAK 制造商:Freescale Semiconductor 功能描述:PRIMARY PLATFORM ((NW)) 制造商:Freescale Semiconductor 功能描述:MPC560, QORIVVA, STARTER TRAK, DEV KIT 制造商:Freescale Semiconductor 功能描述:MPC5606B 144pin 制造商:Freescale Semiconductor 功能描述:EVAL KIT, MPC560B STARTERTRAK AUTO BODY ELECT; Silicon Manufacturer:Freescale; Core Architecture:Power Architecture; Core Sub-Architecture:Power Architecture; Silicon Core Number:MPC5xxx; Silicon Family Name:Qorivva |
| TRK-MPC5606B | 制造商:Freescale Semiconductor 功能描述:PRIMARY PLATFORM ((NW)) |
| TRK-MPC5634M | 功能描述:開發(fā)板和工具包 - 其他處理器 TRAK 5634M 144pn R2.1 RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
| TRK-USB-MPC5602P | 功能描述:開發(fā)板和工具包 - 其他處理器 STRAKMiniUSB RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
| TRK-USB-MPC5604B | 功能描述:開發(fā)板和工具包 - 其他處理器 MiniUSB MPC5604B RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。