參數(shù)資料
型號(hào): TP6508
英文描述: Pushbutton Switch; Actuator Diameter:0.078"; Circuitry:6PDT; Switch Operation:6 Changeover Push-Push; Contact Current Max:100mA; Leaded Process Compatible:Yes; Mounting Type:PCB; Switch Function:6PDT
中文描述: 顯卡
文件頁(yè)數(shù): 95/134頁(yè)
文件大?。?/td> 600K
代理商: TP6508
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)當(dāng)前第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)
P.92
GAREG Hex 21 : Hardware Cursor Pattern Start Address Register
This is a read/write register.
Default port address 87C4.
Default value after hardware reset is Hex 00,00.
PCI port address low 84.
D0-15
Memory address A6 to A21 for hardware cursor pattern
Bit 0-15
These bits would use to define the location in the display memory where the cursor pattern is stored .
The cursor pattern may be stored anywhere in the display memory but is generally stored in a non-
visible location (off-screen memory ) . We can set the line offset of hardware cursor pattern in
GAREG 26 bit-14 . Others , the start address of hardware cursor pattern has an address-alignment
limit as follows :
1) If GAREG 26 bit-14 = 0 ( line offset = 16 bytes ) , then the start address of hardware
cursor pattern must be 1k-byte alignment . It is easy to fill hardware cursor pattern data contiuously .
This register bit-mapping of memory address is : ( x : no used )
D0 ,D1 ,D2 ,D3 ,D4 ,D5 ,D6 ,D7 ,D8 ,D9 ,D10,D11,D12,D13,D14,D15
== x , x , x , x ,A10,A11,A12,A13,A14,A15,A16,A17,A18,A19,A20,A21
2) If GAREG 26 bit-14 = 1 ( line offset = 2048 bytes ) , then the start address of hardware
cursor pattern can be 64-byte alignment in the first 2048-byte memory address (A6-A10) of any
64x2048-byte memory segment (A17-A21) . It is useful for 1280x or 1600x display mode . This
register bit-mapping of memory address is : ( x : no used )
D0 ,D1 ,D2 ,D3 ,D4 ,D5 ,D6 ,D7 ,D8 ,D9 ,D10,D11,D12,D13,D14,D15
== A6 ,A7 ,A8 ,A9 ,A10, x , x , x , x , x , x ,A17,A18,A19,A20,A21
GAREG Hex 22 : Hardware Cursor X&Y Origin Register
This is a read/write register.
Default value after hardware reset is Hex 00,00.
Default port address 8BC4.
PCI port address low 88.
D0-5
D6-7
D8-13
D14-15
Hardware cursor X-size Xbit 0-5
Reserved
Hardware cursor Y-size Ybit 0-5
Reserved
Bit 0-5
These bits would use to define the X offset in pixels from the left edge of the pattern which will be
displayed at the cursor display position .
D0 ,D1 ,D2 ,D3 ,D4 ,D5
==XO0,XO1,XO2,XO3,XO4,XO5
Reserved
These bits would use to define the Y offset in pixels from the top edge of the pattern which will be
displayed at the cursor display position .
D8 ,D9 , D10,D11 ,D12 ,D13
==YO0,YO1,YO2,YO3,YO4,YO5
Reserved
Bit 6-7
Bit 8-13
Bit 14-15
GAREG Hex 23 : Hardware Cursor X Display Position Register
This is a read/write register.
Default port address 8FC4.
Default value after hardware reset is Hex 00,00.
PCI port address low 8C.
D0-7
D8-10
D11-15
Hardware cursor display X position bit 0-7
Hardware cursor display X position bit 8-10
Reserved
相關(guān)PDF資料
PDF描述
TP6820 Pushbutton
TP7L10 TRANSISTOR | BJT | DARLINGTON | NPN | 100V V(BR)CEO | 7A I(C) | TO-225VAR
TP7L20 TRANSISTOR | BJT | DARLINGTON | NPN | 200V V(BR)CEO | 7A I(C) | TO-225VAR
TP7S8 TRANSISTOR | BJT | NPN | 80V V(BR)CEO | 7A I(C) | TO-220VAR
TP8511HB-E01 Key Board Controller IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TP655 制造商:Test-um 功能描述:TestifierPRO™ Cable Tester 制造商:TEST-UM 功能描述:TESTIFIERPRO
TP6800 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DIGITAL VIDEO CAMERA CONTROLLER
TP680677 制造商:Cooper Crouse Hinds 功能描述:Exact Equal/ 1-5 Days
TP6820 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Toy Camera Controller.RS232
TP682-1 制造商:Daniels Manufacturing Corporation (DMC) 功能描述:SINGLE POS HEAD 16P&S-M300-25A